Please wait a minute...
J4  2009, Vol. 43 Issue (11): 1970-1974    DOI: 10.3785/j.issn.1008-973X.2009.11.005
Novel current-mode CMOS quaternary edge-triggered flip-flops
HANG Guo-qiang1, YING Shi-yan2
(1. Institute of Information and Communication Engineering, Zhejiang Provincial Key Laboratory of Information Network Technology, Zhejiang University, Hangzhou 310027, China;
2. College of Information Engineering, Zhejiang University of Technology, Hangzhou 310014, China)
Download:   PDF(585KB) HTML
Export: BibTeX | EndNote (RIS)      


Three new current-mode CMOS flip-flops applied to multiple-valued logic (MVL) systems were presented, including quaternary master-slave flip-flop, one-latch quaternary single edge-triggered (1L-QSET) flip-flop and one-latch quaternary double edge-triggered flip-flop (1L-QDET). The constructions of the circuits were simplified by employing the current threshold-controlling technique. In the 1L-QSET and 1L-QDET configurations, data are sampled into the latch during a transparency period for one edge or each edge of the clock signal, respectively. In comparison with the current-mode quaternary master-slave flip-flop, the one-latch configurations reduce the transistor count and lower the static power consumption. For a given throughput, the clock frequency can be halved using the double edged-triggered flip-flops, therefore the dynamic power dissipation of the clock network can be reduced. The HSPICE simulation using TSMC 0.25 μm CMOS technology validated the effectiveness of the proposed approach. Finally, the simulated results of the propagation delay and the power dissipation were compared among the proposed quaternary flip-flops.

Published: 01 November 2009
CLC:  TN 432  
Cite this article:

HANG Guo-Jiang, YING Shi-Pan. Novel current-mode CMOS quaternary edge-triggered flip-flops. J4, 2009, 43(11): 1970-1974.

URL:     OR


提出3种应用于多值逻辑系统的电流型触发器设计,包括四值主从结构触发器、单闩锁单边沿触发器和单闩锁双边沿触发器.采用电流阈值控制技术简化这些电路的结构.单个锁存器的四值单边沿和双边沿触发器分别利用时钟信号的1个边沿和2个边沿后产生的窄脉冲使锁存器瞬时导通,实现取样求值.单闩锁结构的触发器不仅可以简化电路结构,更重要的是大大降低了电流型触发器的直流功耗.在保持相同数据吞吐量的条件下,应用双边沿触发器可以使时钟信号的频率减半,从而降低时钟网络的动态功耗.采用TSMC 0.25 μm CMOS工艺参数的HSPICE模拟结果验证了所提出设计方案的有效性.

[1] TANNO K, ISHIZUKA O. Survey of multiple-valued circuit technologies [C]∥ International Workshop on Post-Binary ULSI Systems. Boston: IEEE, 2002.
[2] CURRENT K W. Current-mode CMOS multiple-valued logic circuits [J]. IEEE Journal of Solid State Circuits, 1994, 29(2): 95-107.
[3] ISHIZUKA O, OHTA A, TANNNO K, et al. VLSI design of a quaternary multiplier with direct generation of partial products [C]∥ Proceedings of the International Symposium on Multiple-Valued Logic. Antigonish: IEEE, 1997: 169-174.
[4] IKE T, HANYU T, KAMEYAMA M. Fully source-coupled logic based multiple-valued VLSI [C]∥ Proceedings of the International Symposium on Multiple- Valued Logic. Los Alamitos: IEEE, 2002: 270-275.
[5] 杭国强,任洪波,吴训威. 基于控阈技术的四值电流型CMOS电路设计[J]. 半导体学报, 2002, 23(5): 523-528.
HANG Guo-qiang, REN Hong-bo, WU Xun-wei. Design of current-mode CMOS quaternary circuits based on threshold-controllable technique [J]. Chinese Journal of Semiconductors, 2002, 23(5): 523-528.
[6] 杭国强. 基于控阈技术的电流型CMOS全加器的通用设计方法[J]. 电子学报, 2004, 32(8): 1367-1369.
HANG Guo-qiang. Universal design method for current-mode CMOS adders based on threshold-controllable technique [J]. Acta Electronica Sinica, 2004, 32(8): 1367-1369.
[7] ABD-EL-BARR M, AL-MUTAWA A. A new improved cost-table-based technique for synthesis of 4-valued unary functions implemented using current-mode CMOS circuits [C]∥ Proceedings of the International Symposium on Multiple-Valued Logic. Warsaw: IEEE, 2001: 15-20.
[8] MOCHIZUKI A, HANYU T. Low-power multiple- valued current-mode logic using substrate bias control [J]. IEICE Transactions on Electronics, 2004, E87-C(4): 582-588.
[9] 杭国强,吴训威. 一种单锁存器CMOS 三值D型边沿触发器设计[J]. 电子学报,2002, 30(5): 760-762.
HANG Guo-qiang, WU Xun-wei. CMOS ternary D-type edge-triggered flip-flop using one latch [J]. Acta Electronica Sinica, 2002, 30(5): 760-762.
[10] KIM C, KANG S M. A low-swing clock double-edge triggered flip-flop [J]. IEEE Journal of Solid-State Circuits, 2002, 37(5): 648-652.

[1] LEI Jian-ming, HU Bei-wen, GUI Han-shu, ZHANG LeLEI Jian-ming, HU Bei-wen, GUI H. Design of fully differential operational amplifier with low cost common feedback circuit[J]. J4, 2013, 47(10): 1777-1783.
[2] HANG Guo-qiang, LI Jin-xuan, WANG Guo-fei. A novel sample and hold circuit using clocked neuron-MOS scheme[J]. J4, 2012, 46(2): 333-337.
[3] HAN Yan, LIAO Lu, HUANG Xiao-wei, ZHANG Hao, WANG Hao. Design of analog circuits in multi-bit quantized audio DAC[J]. J4, 2011, 45(9): 1571-1575.
[4] XIAO Lin-rong, CHEN Xie-xiong, YING Shi-yan. QCA circuit design of optimal universal logic gate ULG.2
based on modular methodology
[J]. J4, 2011, 45(6): 1032-1037.
[5] XU Yang, CHEN Ji-Zhong. New method for low power sequential circuit design
based on clock gating
[J]. J4, 2010, 44(9): 1724-1729.
[6] XU Ke-Jun, HU Wen-Yao, CHEN Ji-Zhong, et al. Task scheduling model and algorithm based on dual-Vdd dynamic reconfigurable FPGA[J]. J4, 2010, 44(2): 300-304.
[7] ZHANG Dan-Yan, TUN Xiao-Bei, DIAO Meng-Lian, et al. Integrated circuit design for solar cell maximum power point tracking[J]. J4, 2009, 43(11): 2000-2005.