Please wait a minute...
JOURNAL OF ZHEJIANG UNIVERSITY (ENGINEERING SCIENCE)
Telecommunication Technolgy     
Effection of morphology of SiC/SiO2 interface on mobility characteristics of MOS devices
LIU Li, YANG Yin tang
 Microelectronics Institute,Xi Dian University,Xi’an Shaanxi 710071 China
Download:   PDF(846KB) HTML
Export: BibTeX | EndNote (RIS)      

Abstract  

To investigate the effects of SiC/SiO2 interface roughness on the mobility of 4H SiC MOS capacitors and MOSFETs, carbon cap protection to the surface of SiC was used to reduce the surface roughness during high temperature annealing after ion implantation. Carbon cap is formed by annealing photo resistant for 30min. It is shown that because micro scale lateral surface roughness (peak to peak/valley to valley) does not affect the movement of channel electrons with nm scale mean free path in the SiC MOS channel, so in the duration of the high temperature annealing regardless of where there is carbon cap existence or not and surface roughness is changed or not, the Dit measured from NMOS capacitors are almost identical and channel mobility in the MOSFET do not been changed ultimately.



Published: 01 February 2016
CLC:  TN 43  
Cite this article:

LIU Li, YANG Yin tang. Effection of morphology of SiC/SiO2 interface on mobility characteristics of MOS devices. JOURNAL OF ZHEJIANG UNIVERSITY (ENGINEERING SCIENCE), 2016, 50(2): 392-396.

URL:

http://www.zjujournals.com/eng/10.3785/j.issn.1008-973X.2016.02.027     OR     http://www.zjujournals.com/eng/Y2016/V50/I2/392


SiC/SiO2界面形貌对SiC MOS器件沟道迁移率的影响

为了研究SiC/SiO2界面粗糙度对SiC MOS器件构道迁移率的影响,在离子注入后高温退火过程中采用碳膜保护SiC表面以减小退火过程中产生的表面粗糙度,碳膜的形成通过对光刻胶在600 ℃下前烘30 min实现.研究结果表明:微结构分析所得的微米量级的横向表面粗糙度(峰对峰,谷对谷)不会影响电子平均自由程为纳米数量级的沟道电子在SiC MOS器件沟道中的迁移运动,在高温退火过程中,碳膜的是否存在对表面粗糙度和NMOS电容SiC/SiO2界面态密度没有影响,而且NMOSFET器件的场效应迁移率没有发生太大的变化.

[1] ZHOU Wei cheng, ZHONG Xue qian, SHENG Kuang. High temperature stability and the performance degradation of SiC MOSFET [J]. IEEE Transaction On Power Electronics, 2014, 29(5): 2329-2337.
[2] FIORENZA P, SWANSON L K, VIVONA M. Comparative study of gate oxide in 4H SiC lateral MOSFETs subjected to post deposition annealing in N2O and POCl3[J]. Applied Physics A: Material Science. and Processing,2013: 1-7.
[3] ROCCAFORTER F, FIORENZA P, GIANNAZZO F. Impact of the morphological and electrical properties of SiO2/4H SiC interfaces on the behavior of 4H SiC MOSFET[J].ECS Journal of Solid State Science and Technology, 2013, 2(8): N3006-N3011.
[4] FIORENZA P, GIANNAZZO F, SWANSON L. A look underneath the SiO2/4H SiC interface after N2O thermal treatments[J]. Beilstein Journal of Nanotechnology,2013, 4: 249-254.
[5] NAIK H K. TANG T P. Chow, Effect of Graphite cap for implant activation on inversion channel mobility in 4H SiC mosfet[J]. Material Science Forum, 2009: 615617: 773-776.
[6] KHANNA V K. Physics of carrier transport mechanisms and ultra small scale phenomena for theoretical modeling of nanometer MOS transistors from diffusive to ballistic regimes of operation[J], Physics Reports, 2004: 398, 67.
[7] LIU LI, YANG YIN TANG, MA XIAO HUA. The electrical characteristics of a 4H silicon carbide metal insulator semiconductor structure with Al2O3 as the gate dielectric[J].Chinese Physics B, 2011,20 (12): 1272048.
[8] LIU GANG, XU YI, XU CAN. Effects and mechanisms of RIE on SiC inversion layer mobility and its recovery[J]. Applied Surface Science, 2015, 324: 30-34.
[9] DHAR S, HANEY S, CHENG L. Inversion layer carrier concentration and mobility in 4H SiC metal oxide semiconductor field effect transistors [J]. Journal of Applied Physics: 2007: 556-557: 835.

[1] HAO Zi-yi, XIANG Xiao-yan, CHEN Chen, MENG Jian-yi. Error cancellation flip-flop design with lightweight in-situ error correction[J]. JOURNAL OF ZHEJIANG UNIVERSITY (ENGINEERING SCIENCE), 2017, 51(3): 605-611.
[2] FANG Yu-hua, ZHAO Meng-lian, YUAN Fen-jie, WU Xiao-bo.
Reconfigurable high-efficiency DC-DC converter with lossless current-sensing technique
[J]. JOURNAL OF ZHEJIANG UNIVERSITY (ENGINEERING SCIENCE), 2014, 48(10): 1856-1864.
[3] JIANG Wei,ZHAO Ye. Strategy and implementation of multi-mode control in switch-mode power supply[J]. JOURNAL OF ZHEJIANG UNIVERSITY (ENGINEERING SCIENCE), 2014, 48(9): 1580-1585.
[4] NING Zhi-hua, HE Le-nian, HU Zhi-cheng. A high voltage high stability switching-mode controller chip[J]. JOURNAL OF ZHEJIANG UNIVERSITY (ENGINEERING SCIENCE), 2014, 48(3): 377-383.
[5] LEI Jian-ming, HU Bei-wen, GUI Han-shu, ZHANG LeLEI Jian-ming, HU Bei-wen, GUI H. Design of fully differential operational amplifier with low cost common feedback circuit[J]. JOURNAL OF ZHEJIANG UNIVERSITY (ENGINEERING SCIENCE), 2013, 47(10): 1777-1783.
[6] ZHANG Bo, PAN Wei-wei, YE Yi, ZHENG Yong-jun, SHI Zheng, YAN Xiao-lang. Design and application of test structure array based on modular unit[J]. JOURNAL OF ZHEJIANG UNIVERSITY (ENGINEERING SCIENCE), 2013, 47(5): 837-842.
[7] DAI Guo-ding, CHEN Yue, YANG Ling, YUAN Zheng, HUANG Chong. Design and implementation of integration slope generation
and summing circuit
[J]. JOURNAL OF ZHEJIANG UNIVERSITY (ENGINEERING SCIENCE), 2013, 47(1): 83-87.
[8] HANG Guo-qiang, LI Jin-xuan, WANG Guo-fei. A novel sample and hold circuit using clocked neuron-MOS scheme[J]. JOURNAL OF ZHEJIANG UNIVERSITY (ENGINEERING SCIENCE), 2012, 46(2): 333-337.
[9] HAN Yan, LIAO Lu, HUANG Xiao-wei, ZHANG Hao, WANG Hao. Design of analog circuits in multi-bit quantized audio DAC[J]. JOURNAL OF ZHEJIANG UNIVERSITY (ENGINEERING SCIENCE), 2011, 45(9): 1571-1575.
[10] XIAO Lin-rong, CHEN Xie-xiong, YING Shi-yan. QCA circuit design of optimal universal logic gate ULG.2
based on modular methodology
[J]. JOURNAL OF ZHEJIANG UNIVERSITY (ENGINEERING SCIENCE), 2011, 45(6): 1032-1037.
[11] YUAN Ting, HE Le-nian, KE Xu-gang. Design and implementation of off-line switching power-supply controller[J]. JOURNAL OF ZHEJIANG UNIVERSITY (ENGINEERING SCIENCE), 2010, 44(11): 2130-2136.
[12] DAI Guo-ding, XU Yang, LI Wei-min, HUANG Peng. Design of high performance bandgap reference based on piecewise
temperature curvature compensated technology
[J]. JOURNAL OF ZHEJIANG UNIVERSITY (ENGINEERING SCIENCE), 2010, 44(11): 2142-2147.
[13] XU Yang, CHEN Ji-Zhong. New method for low power sequential circuit design
based on clock gating
[J]. JOURNAL OF ZHEJIANG UNIVERSITY (ENGINEERING SCIENCE), 2010, 44(9): 1724-1729.
[14] XU Ke-Jun, HU Wen-Yao, CHEN Ji-Zhong, et al. Task scheduling model and algorithm based on dual-Vdd dynamic reconfigurable FPGA[J]. JOURNAL OF ZHEJIANG UNIVERSITY (ENGINEERING SCIENCE), 2010, 44(2): 300-304.
[15] YANG Yang, DIAO Meng-Lian, LIU Jia-Ying, et al. Controller IC design for high-brightness white LED driver[J]. JOURNAL OF ZHEJIANG UNIVERSITY (ENGINEERING SCIENCE), 2010, 44(1): 111-117.