自动化技术、信息技术 |
|
|
|
|
多层图像叠加处理的低功耗自适应流水线设计 |
谭腾飞1,马德1,黄凯2,马琪1 |
1. 杭州电子科技大学 微电子CAD所,浙江 杭州 310018; 2.浙江大学 超大规模集成电路研究所,浙江 杭州 310027 |
|
Power-efficient image blending engine design based on self-adaptive pipeline |
TAN Teng-fei1, MA De1, HUANG Kai2, MA Qi1 |
1. Microelectronic CAD Center, Hangzhou Dianzi University, Hangzhou 310018, China; 2. Institute of VLSI Design, Zhejiang University, Hangzhou 310027, China |
[1] KIMMEL J, HAUTANEN J, LEVOLA T. Display technologies for portable communication device [C]∥ Proceedings of IEEE. [S. l.]: IEEE, 2002, 90(4): 581-590.
[2] 赵俊,张克环,李仁发. 嵌入式通用图形加速芯片的研究与设计[J]. 计算机工程与应用, 2008, 44(26): 74-76.
ZHAO Jun, ZHANG Ke-huan, LI Ren-fa. Research and design of embedded general in age enhancement chip [J]. Computer Engineering and Application, 2008, 44(26): 74-76.
[3] 周海燕. 片上LCD控制器中多层显示的设计与实现[D]. 南京: 东南大学, 2010: 18-41.
ZHOU Hai-yan. Design and implantation of a multi-layer LCD controller based on SoC [D]. Nanjing: Southeast University, 2010: 18-41.
[4] HOLM K, GUSTAFSS O. Low-complexity and low-power color space conversion for digital video [C]∥ Norchip Conference. Linkoping: [s. n.],2006: 179-182.
[5] LE T M, AKIE K, HORI T, et al. Three images blending engine supporting multicolor formats, various color depths with small-gates size and high-quality image for SoC design [C]∥ IEEE 8th International Conference on ASIC. Changsha: IEEE, 2009: 187-190.
[6] ITU-R Rec. BT.601-5. Studio encoding parameters of digital television for standard 4:3 and widescreen 16:9 aspect ratios [S]. [S. l.]: International Radio Consultative Committee, 1995.
[7] ITU-R Rec. BT.709-5. Parameter values for the HDTV standard for production and international programme exchange [S]. [S. l.]: International Radio Consultative Committee, 2002.
[8] PANTUWANG N, CHOTIKAKAMTHORN N. Alpha channel digital image watermarking method [C]∥ ICSP 2008. 9th International Conference on Signal Processing. Beijing: [s. n.], 2008: 880-883.
[9] RAFAEL C G. 数字图像处理[M]. 3版. 北京:电子工业出版社, 2011.
[10] INOUE K, NAKAMURA H, KAWAI H, et al. A 10Mb 3D frame buffer memory with Z-compare and alpha-blend units [C]∥Solid-State Circuits Conference. San Francisco: [s. n.], 1995: 302-303.
[11] XU K, CHOY C S, CHAN C F, et al. Power-efficient VLSI Implementation of bit stream parsing in H.264/AVC decoder [C]∥IEEE International Symposium on Circuits and Systems. Island of Kos: IEEE, 2006: 5339-5442. |
|
Viewed |
|
|
|
Full text
|
|
|
|
|
Abstract
|
|
|
|
|
Cited |
|
|
|
|
|
Shared |
|
|
|
|
|
Discussed |
|
|
|
|