Please wait a minute...
浙江大学学报(工学版)
电气工程     
基于遗传算法的功能覆盖率收敛技术
高史义1, 罗小华1, 卢宇峰1, 刘富春2, 张晨秋1
1.浙江大学 电气工程学院, 浙江 杭州 310027; 2.北京大学 工学院 杭州未来科技城研究院, 浙江 杭州 311121
Functional coverage convergence technique based on genetic algorithm
GAO Shi-yi1, LUO Xiao-hua1, LU Yu-feng1, LIU Fu-chun2, ZHANG Chen-qiu1
1.College of Electrical Engineering, Zhejiang University, Hangzhou 310027, China; 2. College of Engineering, Peking University, Hangzhou 311121, China
 全文: PDF(790 KB)   HTML
摘要:

针对集成电路验证向量生成与功能覆盖率收敛的问题,提出一种基于遗传算法的功能覆盖率收敛技术.通过计算分析遗传算法中遗传算子的概率分布函数,获得由比例选择算子、均匀交叉算子以及二元变异算子组成的遗传算法,得到覆盖率广、重复性低的验证向量,在最短仿真时间内达到预先设定的功能覆盖率.实验采用基于Turbo芯片的图像处理硬件加速器作为验证模型,将遗传算法嵌入到以System Verilog语言为基础的层次化验证平台中.结果表明,与全随机向量验证相比,该算法有效增加了功能覆盖率并使仿真时间缩短了25%左右,实现功能覆盖率的快速收敛,提高了验证效率.

Abstract:

With the development of large-scale integrated circuit, verification plays an increasingly important role in IC design. The functional coverage becomes a standard of IC verification. The key to improve the efficiency of verification has been a hotspot in recent years. A new functional coverage convergence technique based on genetic algorithm was proposed to improve the efficiency of verification in this article. Proportional selection operator, uniform crossover operator, and binary mutation operator were used to get the excellent verification vectors. Those genetic operators were obtained by calculating the probability distribution. An image processing chip named Turbo was selected as the verification model, and the genetic algorithm was embedded in the hierarchical testing platform built in System Verilog. Comparing with the whole random test, the proposed method reduces the generating probability of identical vectors and shortens the simulation time by 25%. In addition, the genetic algorithm improves the verification efficiency.

出版日期: 2015-08-01
:  TN 47  
基金资助:

浙江省自然科学基金资助项目(LY15F040001)

通讯作者: 罗小华,男,副教授     E-mail: luoxh@vlsi.zju.edu.cn
作者简介: 高史义(1989—),男,硕士生,从事超大规模集成电路研究.E-mail: gsylogo@zju.edu.cn
服务  
把本文推荐给朋友
加入引用管理器
E-mail Alert
RSS
作者相关文章  

引用本文:

高史义, 罗小华, 卢宇峰, 刘富春, 张晨秋. 基于遗传算法的功能覆盖率收敛技术[J]. 浙江大学学报(工学版), 10.3785/j.issn.1008-973X.2015.08.015.

GAO Shi-yi, LUO Xiao-hua, LU Yu-feng, LIU Fu-chun, ZHANG Chen-qiu. Functional coverage convergence technique based on genetic algorithm. JOURNAL OF ZHEJIANG UNIVERSITY (ENGINEERING SCIENCE), 10.3785/j.issn.1008-973X.2015.08.015.

链接本文:

http://www.zjujournals.com/eng/CN/10.3785/j.issn.1008-973X.2015.08.015        http://www.zjujournals.com/eng/CN/Y2015/V49/I8/1509

[1] PIRKER-FRUHAUF A,KUNZE M. Anovelmethodology to combine and speed-up theverificationprocess ofsimulation and measurement of integrated circuits [C]∥IEEE Autotestcon. Salt Lake City, UT. \[s.n.\]2008: 811.
[2] PIRKER-FRUHAUF A, GALLENT W, KUNZE M, et al.Accelerating of IC verification processusing advancedflexible modularmeasurementsystems and software architectures [C]∥IEEE InternationalInstrumentation and Measurement Technology Conference.Victoria. VancouverIsland. Canada: \[s.n.\] 2008: 18451847.
[3] SPEAR C. SystemVerilog测试平台编写指南[M]. 北京:科学出版社,2009: 6-10.
[4] BERGERON J. Writing testbenches functional verification of HDL models[M]. Dordrecht, Holland: Kluwer Academic Publisher, 2002: 2032.
[5] 赵全利,秦春斌.EDA技术及应用教程[M].北京:机械工业出版社,2009: 1020.
[6] 黄思远,邵智勇,于承兴,等. VMM中功能覆盖率收敛技术[J]现代电子技术, 2010,16(4):1631.
HUANG Si-yuan, SHAO Zhi-yong, YU Cheng-xing, et al. Convergence technology of functional coverage in VMM [J].Modern Electronic Technology,2010,16(4): 1631.
[7] NAWAZ M S, LALI M I, PASHA M A. Formal verification of crossover operator in genetic algorithms using prototype verification system [J].IEEE 9th International Conference onEmerging Technologies (ICET),2013,1109(10):16.
[8] WANG Jia-wen,LIU Zhi-gui, WANG Su-liang,et al. Coverage-directed stimulus generation using a genetic algorithm [J].InternationalSoC Design Conference (ISOCC), 2013,1109(10): 298301.
[9] CORNO F, SANCHEZ E, REORDA MS, et al. Automatic test program generation: a case study [J].IEEE Design & Testof Computers, 2004, 21(2): 102109.
[10] SAMARAH A,HABIBI A, TAHAR S, et al. Automated coverage directed test generation using a cell-based genetic algorithm [C]∥ IEEE International HighLevelDesign Validation and TestWorkshop.Piscataway,NJ: IEEE,2006: 1926.
[11] 罗春,杨军,凌明. 基于遗传算法和覆盖率驱动的功能验证向量自动生成算法[J]. 应用科学学报,2005,23(4): 375379.
LUO Chun, YANG Jun, LING Ming. Coverage of directed vector generation for functional verification using genetic algorithm [J].Journal of AppliedSciences,2005,23(4): 375379.
[12] 苏琳琳,张晓林. 利用自适应遗传算法的芯片功能验证自动测试[J]. 应用科学学报,2011,29(6): 631636.
SU Lin-lin, ZHANG Xiao-lin. Functional coverage verificationusing adaptive genetic algorithm [J].Journal of Applied Sciences,2011,29(6): 631636.
[13] 朱凤龙,邓辉文,李飞,等. 改进交叉算子和变异算子抑制GA算法早熟[J].科学技术与工程,2010,10(6):15401542.
ZHU Feng-long, DEN Hui-wen, LI Fei, et al. A genetic algorithm consists of improved crossover and mutation operators which can inhibit premature [J]. Science Technology and Engineering,2010,10(6): 15401542.

[1] 陈超, 罗小华, 陈淑群, 俞国军. 基于现场可编程门阵列的高斯滤波算法优化实现[J]. 浙江大学学报(工学版), 2017, 51(5): 969-975.
[2] 蓝帆, 潘赟, 严晓浪, 宦若虹, CHENG Kwang ting. 片上网络良率评估的GPU加速[J]. 浙江大学学报(工学版), 2017, 51(1): 160-167.
[3] 夏凯锋,周小平,吴斌. 任意2k点存储器结构傅里叶处理器[J]. 浙江大学学报(工学版), 2016, 50(11): 2239-2244.
[4] 王树朋,黄凯,严晓浪. 基于遗传算法的覆盖率驱动测试产生器[J]. 浙江大学学报(工学版), 2016, 50(3): 580-588.
[5] 韩晓霞, 韩雁. 填充辅助多晶硅图形的参数成品率版图优化[J]. 浙江大学学报(工学版), 2015, 49(12): 2333-2339.
[6] 修思文, 李彦哲, 黄凯, 马德, 晏荣杰, 严晓浪. 面向MPSoC性能评估的高速缓存建模技术[J]. 浙江大学学报(工学版), 2015, 49(7): 1367-1375.
[7] 修思文, 黄凯, 余慜, 谢天艺, 葛海通, 严晓浪. 面向非写分配高速缓存的一致性协议及实现[J]. 浙江大学学报(工学版), 2015, 49(2): 351-359.
[8] 谭腾飞,马德,黄凯,马琪. 多层图像叠加处理的低功耗自适应流水线设计[J]. 浙江大学学报(工学版), 2015, 49(1): 27-35.
[9] 王钰博,黄凯,陈辰,冯炯,葛海通,严晓浪. 嵌入式Flash读取加速技术及实现[J]. 浙江大学学报(工学版), 2014, 48(9): 1570-1579.
[10] 修思文, 黄凯, 余慜, 谢天艺, 葛海通, 严晓浪. 面向非写分配高速缓存的一致性协议及实现[J]. 浙江大学学报(工学版), 2014, 48(9): 1-9.
[11] 黄凯杰, 黄凯, 马德, 王钰博, 冯炯, 葛海通, 严晓浪. 基于IP-XACT标准的SoC集成方法[J]. J4, 2013, 47(10): 1770-1776.
[12] 项晓燕,陈志坚,孟建熠,严晓浪. 基于邻行链接访问的低功耗指令高速缓存[J]. J4, 2013, 47(7): 1213-1217.
[13] 陈志坚,孟建熠,葛海通,严晓浪. 基于内存页面动态合并的旁路转换缓冲器设计[J]. J4, 2012, 46(1): 118-122.
[14] 陈志坚,孟建熠,葛海通,严晓浪. 支持程序无缝切换的高性能硬件堆栈[J]. J4, 2011, 45(9): 1587-1592.
[15] 张洋, 王秀敏, 陈豪威. 基于FPGA的低密度奇偶校验码编码器设计[J]. J4, 2011, 45(9): 1582-1586.