|
|
|
Fast setup time characterization of static random access memory
based on search-delay |
| HUANG Xue-wei, ZHANG Pei-yong, LV Dong-ming, ZHENG Dan-dan, YAN Xiao-lang |
| Institute of VLSI Design, Zhejiang University, Hangzhou 310027, China |
|
|
|
Abstract The amount of embedded memory in system-on-chip designs has been increasing rapidly, which demands faster and more accurate characterization of static random access memory （SRAM） setup time. Traditional approach (search based for setup time, sbSetup) affects the time to market since the simulation consumes too much time. A novel methodology was proposed to characterize setup time for SRAM—sdbSetup(search-delay-based-setup-time). The methodology analyzes and extractes partial circuits that have great impact on setup time for simulation instead of the traditional entire circuit topology simulation approach, thereby determines more precise timing window for dichotomizing characterization of setup time based on the path delay calculation methodology. Moreover, this work characterized the setup time for SRAM, aside from an accurate setup time, sdbSetup also improves run-time 60 times comparing with the traditional approach．
|
|
Published: 16 March 2012
|
|
|
基于时延搜索的SRAM建立时间快速提取方法
片上系统包含的嵌入式存储器数量在迅速增加,这需要高速的提取静态随机存储器(SRAM)时序的方法.传统的SRAM建立时间提取方法(search based for setup time, sbSetup)耗时过大,严重影响了定制电路SRAM的设计周期.针对该问题提出一种基于时延搜索的SRAM建立时间快速提取方法(search delay based for setup time, sdbSetup),该方法通过仿真影响建立时间的局部电路,并利用基于路径延时方法(delay based for setup time, dbSetup)来确定比较精确的时间窗,再运用二分迭代法来提取建立时间.该方法从减少仿真电路的规模和确定精确的时间窗两个方面来优化提取时间.仿真实验表明：与sbSetup方法相比,sdbSetup方法不仅能提供准确的建立时间,而且提取速度平均提高了60倍.
|
|
| ［1］ International Technology Roadmap for Semiconductors 2000 Edition (ITRS-2005) ［EB/OL］. 2001-10-02. http://www.itrs.net/Links/2000UpdateFinal/ORTC2000final.pdf.
［2］ VENKATRAMAN R, CASTAGNETTI R, KOBOZEVA O, et al. The design, analysis, and development of highly manufacturability 6T SRAM bitcells for SoC applications ［J］. Transactions on Electron Devices, 2005, 52(2): 218-226.
［3］ SUNDARESWARAN S, ABRAHAM J A, PANDA R, et al. Characterization of Sequential Cells for Constraint Sensitivities［C］∥ 2009 10th International Symposium on Quality of Electronic Design. California:［s.n.］,2009．
［4］ 李训根,罗小华,竺红卫,等.一种基于晶体管逻辑状态的电路简化方法 ［J］. 电路与系统学报,2006,11(3):80-82．
LI Xungen, LUO Xiaohua, ZHU Hongwei,et al. A new method of circuit reduction based on logic state of transistor ［J］. Journal of Circuits and Systems, 2006,11(3):80-82．
［5］ CHEN Tom, LOUDERBACK D, SUNADA G. Optimization of the number of levels of hierarchy in largescale hierarchical memory systems ［C］∥ Proceedings of the 1992 International Symposium on Circuits and Systems. San Diego：［s.n.］, 1992.
［6］ HIROSE T, KURIYAMA H, MURAKAMI S, et al. A 20ns 4Mb CMOS SRAM with hierarchical word decoding architecture ［J］. IEEE Journal of SolidState Circuits, 1990, 25(5): 1068-1074.
［7］ NAMBU H, KANCTANI K, YAMASAKI K, et al. A 18ns access, 550MHz,45–Mb CMOS SRAM［J］. IEEE J SolidState Circuit, 1998, 33 (11): 1650-1658.
［8］ MAI K, HO R, ALON E, et al. Architecture and circuit techniques for a 11GHz 16kb reconfigurable memory in 018μm CMOS［J］. IEEE Journal of SolidState Circuits, 2005,40(1):261-275．
［9］ AMRUTUT B S, HOROWITZ M A. Fast lowpower decoders for RAMs ［J］. IEEE J SolidState Circuits, 2001,36(10):1506-1515. |
|
Viewed |
|
|
|
Full text
|
|
|
|
|
Abstract
|
|
|
|
|
Cited |
|
|
|
|
| |
Shared |
|
|
|
|
| |
Discussed |
|
|
|
|
