计算机技术﹑电信技术 |
|
|
|
|
嵌入式Flash读取加速技术及实现 |
王钰博1,黄凯1,陈辰1,冯炯2,葛海通2,严晓浪1 |
1.浙江大学 超大规模集成电路研究所,浙江 杭州 310027;2. 杭州中天微系统有限公司,浙江 杭州 310027 |
|
Embedded Flash data fetching acceleration techniques and implementation |
WANG Yu-bo1, HUANG Kai1, CHEN Chen1, FENG Jiong2, GE Hai-tong2, YAN Xiao-lang1 |
1. Institute of VLSI Design, Zhejiang University, Hangzhou 310027, China; 2. Hangzhou C-SKY Micro-system Company, Hangzhou 310027, China |
引用本文:
王钰博,黄凯,陈辰,冯炯,葛海通,严晓浪. 嵌入式Flash读取加速技术及实现[J]. 浙江大学学报(工学版), 10.3785/j.issn.1008-973X.2014.09.005.
WANG Yu-bo, HUANG Kai, CHEN Chen, FENG Jiong, GE Hai-tong, YAN Xiao-lang. Embedded Flash data fetching acceleration techniques and implementation. JOURNAL OF ZHEJIANG UNIVERSITY (ENGINEERING SCIENCE), 10.3785/j.issn.1008-973X.2014.09.005.
链接本文:
http://www.zjujournals.com/eng/CN/10.3785/j.issn.1008-973X.2014.09.005
或
http://www.zjujournals.com/eng/CN/Y2014/V48/I9/1570
|
[1] BREWER J, GILL M. Nonvolatile memory technologies with emphasis on flash: a comprehensive guide to understanding and using flash memory devices [M]. Hoboken: Wiley, 2011: 1962.
[2] 周立功. ARM嵌入式系统基础教程[M]. 2版. 北京:北京航空航天大学出版社, 2008: 158-162.
[3] STM32F401xB/STM32F401xC datasheet [EB/OL]. [2013-04]. http:∥www.st.com/st-web-ui/static/active/en/resource/technical/document/data_brief/DM00071938.pdf.
[4] GOODHUE G K, KHAN A R, WHARTON J H, et al. Memory accelerator for ARM processors: US, 0021928[P].2005-01-27.
[5] GSMC Embedded FLASH IP datasheet (ESF2-130E 320Kx8 E-Flash IP (FLS2P5M28DA)) [EB/OL]. [2012-05]. http:∥sso.gracesemi.com/domino/servlet/GetCVSFile.
[6] VeriSilicon GSMC 013 μm single-port register file compiler [CP/OL]. [2006]. http:∥www.verisilicon.com/.
[7] HENNESSY J L, PATTERSON D A. Computer architecture: a quantitative approach [M]. 5th Edition. \[S.l.\]:Elsevier, 2012: C1C58.
[8] 潘赟. CK-CPU嵌入式系统开发教程[M]. 北京:科学出版社, 2011: 54-74.
[9] LIU T, LI M, XUE C J. Instruction cache locking for multi-task real-time embedded systems [J]. Real-Time Systems, 2012, 48(2): 166-197.
[10] APARICIO L C, SEGARRA J, RODRIGUEZ C, et al. Improving the WCET computation in the presence of a lockable instruction cache in multitasking real-time systems[J]. Journal of Systems Architecture, 2011, 57(7): 695-706.
[11] PLAZAR S, KLEINSORGE J C, MARWEDEL P, et al. WCET-aware static locking of instruction caches[C]∥Proceedings of the Tenth International Symposium on Code Generation and Optimization.[S.l.]:ACM, 2012: 44-52.
[12] JUNG-WOOK P, CHEONG-GHIL K, JUNG-HOON L, et al. An energy efficient cache memory architecture for embedded systems [C]∥ Proceedings of the 2004 ACM Symposium on Applied Computing. New York, USA: ACM, 2004: 884-890.
[13] LEE C J. DRAM-Aware Prefetching and Cache Management [D]. Austin: University of Texas, 2010.
[14] ZANG W, GORDON-ROSS A. A survey on cache tuning from a power/energy perspective [J]. ACM Computing Surveys (CSUR), 2013, 45(3): 32:132:49.
[15] GSMC GRA_FLS2P5M28DA IP overview [EB/OL]. [2011-03]. http:∥sso.gracesemi.com/qra/TDISDocs.nsf/TDISRecord/160F56A1EE02A38248257B 36000972F2?opendocument. |
|
Viewed |
|
|
|
Full text
|
|
|
|
|
Abstract
|
|
|
|
|
Cited |
|
|
|
|
|
Shared |
|
|
|
|
|
Discussed |
|
|
|
|