Please wait a minute...
浙江大学学报(工学版)
J4  2011, Vol. 45 Issue (9): 1582-1586    DOI: 10.3785/j.issn.1008-973X.2011.09.012
    
FPGA based design of LDPC encoder
ZHANG Yang, WANG Xiu-min, CHEN Hao-wei
College of Information Engineering, China Jiliang University, Hangzhou 310018,China
Download:   PDF(0KB) HTML
Export: BibTeX | EndNote (RIS)      

Abstract  

A logarithmic cyclic shifter based scheme was proposed to improve the operation speed of matrixvector multiplication in the quasi-cyclic low density parity-check code (QC LDPC) encoding process and then improve the throughput of the encoder. An encoder was designed for an LDPC code defined in the WIMAX standard with a code rate of 1/2 and a code length of 2 304. The advantage of resource sharing was fully taken according to the characteristics of the base paritycheck matrix which could be converted to a matrix with no two nonnegative elements in the same column in any two adjacent rows by row permutation. Six logarithmic cyclic shifters were used for the parallel calculation of twelve matrixvector multiplications in the encoding process. Timing simulation and hardware test results show that the proposed solution reduces the resource consumed and improves the throughput effectively compared to other methods.

Published: 01 September 2011
CLC:  TN 47  
Service
E-mail this article
Add to my bookshelf
Add to citation manager
E-mail Alert
RSS
Articles by authors
Cite this article:

ZHANG Yang, WANG Xiu-min, CHEN Hao-wei. FPGA based design of LDPC encoder. J4, 2011, 45(9): 1582-1586.

URL:

https://www.zjujournals.com/eng/10.3785/j.issn.1008-973X.2011.09.012     OR     https://www.zjujournals.com/eng/Y2011/V45/I9/1582


基于FPGA的低密度奇偶校验码编码器设计

为提高准循环低密度奇偶校验码(LDPC）编码过程中矩阵与向量乘法运算的运算速度,提高编码器的吞吐率,提出采用对数循环移位器实现这一运算的方案.设计了WIMAX标准中码率为1/2 ,码长为2 304的LDPC码的编码器.利用该码的校验基矩阵经过重组后可得到一个相邻的奇数行与偶数行非负元素所在的列号互不相同的矩阵的特点,在编码器的设计中充分利用了资源共享,采用6个对数循环移位器完成该码编码过程中的12组矩阵与向量乘法的并行运算.时序仿真和实际硬件测试的结果表明：与其他方法相比,该方案有效地降低了系统资源消耗,提高了吞吐率．

［1］ 袁东风,张海刚. LDPC码理论与应用［M］. 北京：人民邮电出版社,2008： 9-11,38.
［2］ YANG Y,CHENG S,XIONG Z, et al. WynerZiv coding based on TCQ and LDPCs［J］. IEEE Transactions on Communications,2009,57（2）：376-387．
［3］ PETH E C Y,LIANG Y C. Power and modulo loss tradeoff with expanded soft demapper for LDPC coded GMDTHP MIMO systems［J］.IEEE Transactions on Wireless Communications， 2009,8（2）：714-724．
［4］ KIM J,LEE J. Twodimensional SOVA and LDPC codes for holographic data storage system［J］. IEEE Transactions on Magnetics， 2009,45（5）：2260-2263．
［5］ LI X H, CAO Y Q, LI Z S, et al. Performance of degree distribution based HARQ scheme for LDPCcoded OFDM system［J］.The Journal of China Universities of Posts and Telecommunications， 2009, 16(1): 47-50．
［6］ 郗丽萍,赵小祥,王匡.基于循环矩阵的低密度校验码的VLSI译码设计［J］.浙江大学学报:工学版，2009,43(2):261-265．
XI Liping , ZHAO Xiaoxiang , WANG Kuang. VLSI decoding design of lowdensity paritycheck codes based on circulant matrices［J］. Journal of Zhejiang University:Engineering Science,2009,43(2):261-265．
［7］ 郗丽萍,赵小祥,王匡.改进的低密度校验码的定点译码实现［J］.浙江大学学报:工学版,2008,42(3):471-476,516．
XI Liping , ZHAO Xiaoxiang , WANG Kuang. Improved decoding approach of lowdensity paritycheck codes with finite precision［J］.Journal of Zhejiang University：Engineering Science,2008,42(3):471-476,516．
［8］ 赵明,李亮. 在线可编程QCLDPC 码高速编码器结构［J］. 清华大学学报：自然科学版,2009, 49（7）：1025-1028．
ZHAO Ming, LI Liang. Programmable quasicyclic LDPC encoder architecture［J］. Journal of Tsinghua University ：Sci & Tech, 2009,49（7）：1025-1028.
［9］ KOPPARTHY S, GRUENBACHER D M. Implementation of a flexible encoder for structured lowdensity paritycheck codes［C］∥IEEE Pacific Rim Conference on Communications, Computers and Signal Processing 2007.PacRim:IEEE, 2007: 438-441.
［10］ LEE D U,LUK W,WANG C,et al. A flexible hardware encoder for lowdensity paritycheck codes［C］∥ 12th Annual IEEE Symposium on FieldProgrammable Custom Computing Machines. Napa: IEEE, 2004:13-19．
［11］ ZHANG Kai, HUANG Xinming, WANG Zhongfeng. Highthroughput layered decoder implementation for quasicyclic LDPC codes［J］. IEEE Journal on Selected Areas in Communications, 2009,27(6) :985-994．
［12］ GUNNAM K K, CHOI G S, YEARY M B, et al.VLSI architectures for layered decoding for irregular LDPCs of WiMax［C］∥ IEEE International Conference on Communications 2007. Glasgow:IEEE, 2007:4542-4547.
[1] HUANG Kai-jie, HUANG Kai, MA De, WANG Yu-bo,FENG Jiong, GE Hai-tong, YAN Xiao-la. IP-XACT standard based SoC design methodology[J]. J4, 2013, 47(10): 1770-1776.
[2] GE Hai-Tong, WENG Yan-Ling, YAN Xiao-Lang. Register transfer level verification system based on hybrid satisfiability engine[J]. J4, 2010, 44(2): 289-293.