Please wait a minute...
浙江大学学报(工学版)
J4  2013, Vol. 47 Issue (10): 1770-1776    DOI: 10.3785/j.issn.1008-973X.2013.10.011
    
IP-XACT standard based SoC design methodology
HUANG Kai-jie1, HUANG Kai1, MA De1, WANG Yu-bo1,FENG Jiong2, GE Hai-tong2, YAN Xiao-lang1
1. Institute of VLSI Design, Zhejiang University, Hangzhou 310027, China;
2. Hangzhou C-SKY Micro-system Company, Hangzhou 310027, China
Download:   PDF(0KB) HTML
Export: BibTeX | EndNote (RIS)      

Abstract  

An innovative IP-XACT standard based SoC integration platform named CKSoC（C-SKY SoC）integration platform was designed as a complete and effective solution to current SoC design. A bottom-up approach was adopted for the SoC integration and verification with effective reuse of both IP/subsystem and hardware/software. By refining from component level, to SoC core level, then to final chip level, three different platforms were generated: RTL simulation platform, FPGA prototype emulation platform and netlist synthesis environment. CKSoC integration platform can significantly improve the SoC design efficiency and correctness. Dual Core SoC design case study not only gave the detailed usage and analysis on the CKSoC integration platform, but also showed its efficiency to integrate a complex SoC design and its feasibility for correct SoC implementation.

Published: 01 October 2013
CLC:  TN 47  
Service
E-mail this article
Add to my bookshelf
Add to citation manager
E-mail Alert
RSS
Articles by authors
Cite this article:

HUANG Kai-jie, HUANG Kai, MA De, WANG Yu-bo,FENG Jiong, GE Hai-tong, YAN Xiao-la. IP-XACT standard based SoC design methodology. J4, 2013, 47(10): 1770-1776.

URL:

http://www.zjujournals.com/eng/10.3785/j.issn.1008-973X.2013.10.011     OR     http://www.zjujournals.com/eng/Y2013/V47/I10/1770


基于IP-XACT标准的SoC集成方法

为了提高SoC集成设计效率,构建基于IP-XACT标准的CKSoC（C-SKY SoC）设计集成平台.采用自底向上的集成策略,通过IP/子系统两层复用和软硬件资源复用,依次从IP级、SoC核心系统级和SoC芯片级3个层次逐步细化完善系统平台,生成3个不同的平台：RTL仿真平台、FPGA原型仿真平台和门级网表逻辑综合环境,可以显著地提高SoC设计集成效率.双核SoC芯片设计实例展示了CKSoC设计集成平台使用与分析方法,证明了CKSoC设计集成平台的高效性与可行性.

［1］ Open SystemC initiative. SystemC standard 2.2 ［EB/OL］. ［2010-04-11］. www.osci.org.

［2］ OCP-IP. Open core protocol ［EB/OL］. ［2010-04-11］. www.ocpip.org.

［3］ The SPRIRIT Consortium. SPIRIT 1.4 specification ［EB/OL］. ［2010-04-11］ http:∥www.spiritconsortium.org/home/.

［4］ KAMIL S, Sonic Inc. Using SPIRIT cores in SonicsStudio ［C］∥International Symposium on System-on-Chip 2006. Tampere: ［s.n.］, 2006: 14.

［5］ BERMAN V, STRIKE M, LENNARD C K, et al. Industrial proving the SPIRIT consortium specifications for design chain integration ［C］ ∥Design Automation and Test in Europe. Munich: ［s.n.］, 2006: 16.

［6］ CHO K, KIM J, JUNG E, et al. Reusable platform design methodology for SoC integration and verification ［C］∥International SoC Design Conference. Busan: ［s.n.］, 2008: 78-81.

［7］ MOLE G, STRIK M, MUSCHOL M, et al. Philips semiconductors next generation architectural IP reuse developments for SoC integration ［EB/OL］. ［2010-04-11］. http:∥www.design-reuse.com/articles/.

［8］ KRUIJTZER W, WOLF P V D, KOCK D E, et al. Industrial IP integration flows based on IP-XACT standards ［C］ ∥Design Automation and Test in Europe. Munich: ［s.n.］, 2008: 32-37.

［9］ ZYS M, VAUMORIN E, SOBANSKI I, et al. Straightforward IP integration with IP-XACT RTL-TLM switching ［EB/OL］. ［2010-04-11］. www.techonline.com/learning/techpaper.

［10］ Duolog Technologies. Using IP-XACT in complex SoC I/O integration and register management ［EB/OL］. ［2010-04-11］. www.duolog.com/files/pub/Duolog_IP-XACT_UG_DAC08.pdf

［11］ Hangzhou C-SKY micro-system company. C-SKY CKCore processor ［EB/OL］. ［2010-04-11］. www.c-sky.com.
[1] ZHANG Yang, WANG Xiu-min, CHEN Hao-wei. FPGA based design of LDPC encoder[J]. J4, 2011, 45(9): 1582-1586.
[2] GE Hai-Tong, WENG Yan-Ling, YAN Xiao-Lang. Register transfer level verification system based on hybrid satisfiability engine[J]. J4, 2010, 44(2): 289-293.