电气与电子工程 |
|
|
|
|
超低功耗无片外电容的低压差线性稳压器 |
陈琛1, 孙可旭2, 冯建宇1, 奚剑雄1, 何乐年1 |
1. 浙江大学 超大规模集成电路设计研究所, 浙江 杭州 310027;
2. 南卫理公会大学 电子工程系, 美国 达拉斯 德克萨斯州 |
|
Low-dropout regulator with no off-chip capacitor and ultra low power consumption |
CHEN Chen1, SUN Ke-xu2, FENG Jian-yu1, XI Jian-xiong1, HE Le-nian1 |
1. Institute of VLSI Design, Zhejiang University, Hangzhou 310027, China;
2. Department of Electrical Engineering, Southern Methodist University Dallas, Texas, USA |
引用本文:
陈琛, 孙可旭, 冯建宇, 奚剑雄, 何乐年. 超低功耗无片外电容的低压差线性稳压器[J]. 浙江大学学报(工学版), 2017, 51(8): 1669-1675.
CHEN Chen, SUN Ke-xu, FENG Jian-yu, XI Jian-xiong, HE Le-nian. Low-dropout regulator with no off-chip capacitor and ultra low power consumption. JOURNAL OF ZHEJIANG UNIVERSITY (ENGINEERING SCIENCE), 2017, 51(8): 1669-1675.
链接本文:
http://www.zjujournals.com/eng/CN/10.3785/j.issn.1008-973X.2017.08.025
或
http://www.zjujournals.com/eng/CN/Y2017/V51/I8/1669
|
[1] QU X, ZHOU Z, ZHANG B, et al. An ultralow-power fast-transient capacitor-free low-dropout regulator with assistant push-pull output stage[J]. IEEE Transactions on Circuits and Systems Ⅱ:Express Briefs, 2013, 60(2):96-100.
[2] 王忆,何乐年.CMOS低压差线性稳压器[M].北京:科学出版社, 2012.
[3] LAM Y H, KI W H. A 0.9V 0.35μm adaptively biased CMOS LDO regulator with fast transient response[J]. IEEE, 2008, 51:442-626.
[4] LEE H, MOK P K T, LEUNG K N. Design of low-power analog drivers based on slew-rate enhancement circuits for CMOS low-dropout regulators[J]. Briefs IEEE Transactions on Circuits and Systems Ⅱ Express, 2005, 52(9):563-567.
[5] MAN T Y, MOK P K T, CHAN M. A high slew-rate push-pull output amplifier for low-quiescent current low-dropout regulators with transient-response improvement[J]. IEEE Transactions on Circuits and Systems Ⅱ Express Briefs, 2007, 54(9):755-759.
[6] ZHAN C, KI W H. An output-capacitor-free adaptively biased low-dropout regulator with sub-threshold undershoot-reduction for SoC[J]. IEEE Transactions on Circuits & Systems I Regular Papers, 2012, 59(5):45-48.
[7] OR P Y, LEUNG K N. An output-capacitorless low-dropout regulator with direct voltage-spike detection[J]. IEEE Journal of Solid-State Circuits, 2010, 45(2):458-466.
[8] GUO J P, LEUNG K N. A 6-μW Chip-area-efficient output-capacitorless LDO in 90-nm CMOS technology.[J]. IEEE Journal of Solid-State Circuits, 2010, 45(9):1896-1905.
[9] LEUNG K N, MOK P K T. Analysis of multistage amplifier-frequency compensation[J]. IEEE Transactions on Circuits and Systems I Fundamental Theory & Applications, 2001, 48(9):1041-1056.
[10] CUI C R, GONG W C, WANG Y, et al. Low dropout linear regulator with no off-chip capacitor and low power consumption[J]. Journal of Zhejiang University, 2009, 43(11):2006-2011.
[11] WANG Y, CUI C R. CMOS low-dropout regulator with 3.3μA quiescent current without off-chip capacitor[J]. Journal of Southeast University:English Edition, 2009, 25(2):441-445.
[12] ZHENG C, MA D. Notice of violation of IEEE publication principles design of monolithic low dropout regulator for wireless powered brain cortical implants using a line ripple rejection technique[J]. IEEE Transactions on Circuits & Systems Ⅱ Express Briefs, 2010, 57(9):686-690.
[13] KEIKHOSRAVY K, MIRABBASI S. A 0.13-μm CMOS low-power capacitor-less ldo regulator using bulk-modulation technique[J]. IEEE Transactions on Circuits & Systems I Regular Papers, 2014, 61(11):3105-3114.
[14] WANG J H, TSAI C H, LAI S W. A low-dropout regulator with tail current control for dpwm clock correction[J]. IEEE Transactions on Circuits and Systems Ⅱ Express Briefs, 2012, 59-Ⅱ(1):45-49. |
|
Viewed |
|
|
|
Full text
|
|
|
|
|
Abstract
|
|
|
|
|
Cited |
|
|
|
|
|
Shared |
|
|
|
|
|
Discussed |
|
|
|
|