Please wait a minute...
浙江大学学报(工学版)
J4  2010, Vol. 44 Issue (9): 1724-1729    DOI: 10.3785/j.issn.1008-973X.2010.09.016
无线电电子学、电信技术     
基于门控时钟的低功耗时序电路设计新方法
徐扬,沈继忠
浙江大学 电子电路与信息系统研究所,浙江 杭州 310027
New method for low power sequential circuit design
based on clock gating
XU Yang, SHEN Ji-zhong
Institute of Electronic Circuit and Information System,Zhejiang University,Hangzhou 310027,China
 全文: PDF  HTML
摘要：

为了实现更优化的时序电路低功耗设计,提出一种新的基于门控时钟技术的低功耗时序电路设计方法,设计步骤为：由状态转换表或状态转换图作出各触发器的行为转换表及行为卡诺图；根据实际情况对电路中的冗余时钟进行封锁,综合考虑门控时钟方案在系统功耗上的收益和代价,当门控代价过高时,对冗余的时钟实行部分封锁,得到各触发器的冗余抑制信号；将前一步骤中的保持项改为无关项,作出各触发器的次态卡诺图,得到激励函数；由冗余抑制信号和激励函数画出电路图,并检验电路能否自启动.以8421二-十进制代码同步十进制加法计数器和三位扭环形计数器作为设计实例,经Hspice模拟与能耗分析证明,采用该方法设计的电路具有正确的逻辑功能,并能有效降低电路功耗,与已有方法设计的电路相比,能够节省更多的功耗或者提升电路性能.
Abstract:

A new method based on clock gating technique was proposed  to achieve a more optimal low power design for sequential circuit. First of all, obtain the circuits behavior Karnaugh maps from the next states table or the state-transition diagram. Gate the redundant clock properly according to the actual situation, and gain the redundancy restraining signal. Some redundant clock neednt be blocked if the gating cost is too high. After that, change the marked maintain condition into dontcare condition, draw the next Karnaugh maps of flip-flops, and obtain the excitation functions. Finally, draw the circuit diagram based on the redundancy restraining signal and excitation functions, and make sure that the circuit can self-start. 8421 binary coded decimal (BCD) synchronous decimal up counter and three bit Johnson counter as practical design examples using this new method were studied and simulated by Hspice. Simulation  shows that these designs have correct logic function and can achieve large energy saving. Compared to existing designs, the proposed designs have either lower power dissipation or improved performance．
出版日期: 2010-09-01
:  TN 432  
基金资助:

 浙江省自然科学基金资助项目（Y104368）.
通讯作者: 沈继忠，男，教授，博导.     E-mail: jzshen@zju.edu.cn
作者简介: 徐扬（1985-），男，湖南郴州人，硕士生，从事低功耗与嵌入式系统研究. E-mail：terryxy@gmail.com
服务　　
把本文推荐给朋友
加入引用管理器
E-mail Alert
RSS
作者相关文章　　

引用本文:

徐扬, 沈继忠. 基于门控时钟的低功耗时序电路设计新方法[J]. J4, 2010, 44(9): 1724-1729.

XU Yang, CHEN Ji-Zhong. New method for low power sequential circuit design
based on clock gating. J4, 2010, 44(9): 1724-1729.

链接本文:

http://www.zjujournals.com/eng/CN/10.3785/j.issn.1008-973X.2010.09.016    或    http://www.zjujournals.com/eng/CN/Y2010/V44/I9/1724

［1］ MEINDL J. Low power microelectronics: retrospect and prospect［J］. Proceeding of the IEEE, 1995, 83(4):619634．
［2］ PEDRAM M. Power minimization in IC Design: principles and applications［J］. ACM Transactions on Design Automation, 1996,1(1):356．
［3］ 吴训威,韦键. 低功耗双边沿触发器的逻辑设计［J］. 电子学报,1999,27(5):129131．
WU Xuwei, WEI Jian. Logic design of low power double edge triggered flipflop［J］. Acta Electronica Sinica, 1999, 27(5): 129131．
［4］ 杭国强. 低功耗三值双边沿触发器设计［J］. 电路与系统学报,2007,12(4):1519．
HANG Guoqiang. Low power ternary double edgetriggered flipflops［J］. Journal of Circuits and Systems, 2007,12(4): 1519．
［5］ RAGHAVAN N, AKELLA V, BAKSHI S. Automatic insertion of gated clocks at register transfer level［C］∥International Conference on VLSI Design. Washington: IEEE Computer Society, 1999:4854．
［6］ WU Qing, PEDRAM M, WU Xunwei. Clockgating and its application to low power design of sequential circuits［J］. IEEE Trans on Circuits and Systems I: Fundamental Theory and Applications, 2000, 47(3):415420．
［7］ WU Xunwei, WEI Jian, PEDRAM M. Lowpower design of sequential circuits using a quansisynchronous derived clock［C］∥Proceedings of ASPDAC. Yokohama: ASPDAC, 2000:345350．
［8］ FRAER R, KAMHI G, MHAMEED M K. A new paradigm for synthesis and propagation of clock gating conditions［C］∥Design Automation Conference. New York: ACM, 2008:658663．
［9］ BHUTADA R, MANOLI Y. Complex clock gating with integrated clock gating logic cell［C］∥Design & Technology of Integrated Systems in Nanoscale Era. Rabat: DTIS, 2007:164169．
［10］ WU Xunwei, PEDRAM M, WANG L. Multicode state assignment for low power circuits design［J］. IEE Proc on Circuits Devices Syst, 2000,147(5):271275．
［11］ 吴训威,卢仰坚, PEDRAM M. 基于冗余抑制技术的低功耗组合电路设计［J］. 电子学报,2002,30(5):672675．
WU Xunwei, LU Yangjian, PEDRAM M. Design of low power combinational circuits based on redundancyrestraining technique［J］. Acta Electronica Sinica, 2002,30(5):672675.
[1] 雷鑑铭, 胡北稳, 桂涵姝, 张乐. 采用新型低成本共模反馈电路的全差分运放设计[J]. J4, 2013, 47(10): 1777-1783.
[2] 杭国强, 李锦煊, 王国飞. 新型钟控神经元MOS采样/保持电路[J]. J4, 2012, 46(2): 333-337.
[3] 韩雁 , 廖璐 , 黄小伟 , 张昊 , 王昊. 多比特量化的音频DAC中模拟电路的设计[J]. J4, 2011, 45(9): 1571-1575.
[4] 肖林荣, 陈偕雄, 应时彦. 基于模块化技术的最佳ULG.2的QCA电路设计[J]. J4, 2011, 45(6): 1032-1037.
[5] 徐科君, 许文曜, 沈继忠, 等. 双电压动态可重构FPGA任务模型及调度算法[J]. J4, 2010, 44(2): 300-304.
[6] 杭国强, 应时彦. 新型电流型CMOS四值边沿触发器设计[J]. J4, 2009, 43(11): 1970-1974.
[7] 章丹艳, 吴晓波, 赵梦恋, 等. 光伏电池最大功率点跟踪芯片的设计[J]. J4, 2009, 43(11): 2000-2005.