多比特量化的音频DAC中模拟电路的设计

doi:10.3785/j.issn.1008-973X.2011.09.010

2011, Vol. 45

Issue (9): 1571-1575 DOI: 10.3785/j.issn.1008-973X.2011.09.010

计算机技术﹑电信技术

多比特量化的音频DAC中模拟电路的设计

韩雁1 , 廖璐1 , 黄小伟2 , 张昊1 , 王昊1

1. 浙江大学信息电子与工程学系，浙江杭州 310027；2. 杭州电子科技大学 CAD研究所,浙江杭州 310018

Design of analog circuits in multi-bit quantized audio DAC

HAN Yan1, LIAO Lu1, HUANG Xiao-wei2, ZHANG Hao1, WANG Hao1

1. Department of Information Science and Electronic Engineering, Zhejiang University, Hangzhou 310027, China;
2. Institute of Microelectronic CAD, Hangzhou Dianzi University, Hangzhou 310018, China

全文: PDF HTML

摘要：

设计了一个高精度、低功耗音频ΣΔ数模转换器（DAC）中的模拟部分电路.该DAC采用4 bit量化,不仅增强了调制器的稳定性,减小了功耗和占用面积,而且降低了系统对后端低通滤波器的要求.讨论了电路各模块的实现方法,并详述了开关电容、带隙基准源等产生非线性的关键模块的设计技术.基于SMIC 0.18 μm混合信号CMOS工艺进行了流片验证,测试结果表明：芯片最大信噪失真比达89 dB,动态范围为96 dB,总功耗为19.1 mW,其中不含缓冲器的功耗仅9.1 mW,样片良率为90%,实现了高精度、低功耗的性能.

Abstract:

An analog circuit with high resolution and low power in a sigma-delta （Σ-Δ） digital-to-analog converter (DAC) was designed . By adopting 4-bit quantized technique，this DAC not only enhances the stability of the modulator, reduces the power consumption and the occupied area, but also reduces the system requirements for the back-end low-pass filter. Realizing methods of different modules were given, besides, design techniques in crucial modules that generated nonlinearity, such as switched-capacitors and bandgap reference, were discussed . This design was fabricated in SMIC 0.18 μm mixedsignal CMOS process and verified. The measured results showed that the chip had a peak SNDR of 89 dB and a 96 dB dynamic range (DR), and consumed a total power of 19.1 mW, and this value droped to 9.1 mW without buffers. Moreover, the prototype yield was 90%, achieving high precision and low power dissipation.

出版日期: 2011-09-01

TN 432

通讯作者: 黄小伟,男,博士,讲师. E-mail: huangxw@hdu.edu.cn

作者简介: 韩雁(1959-),女 ,教授,博导,主要研究高压大功率IC技术、高精度数模混合IC和微纳米IC ESD防护技术. E-mail:hany@zju.edu.cn

	服务
	把本文推荐给朋友
	加入引用管理器
	E-mail Alert
	作者相关文章

引用本文:

韩雁 , 廖璐 , 黄小伟 , 张昊 , 王昊. 多比特量化的音频DAC中模拟电路的设计[J]. J4, 2011, 45(9): 1571-1575.

HAN Yan, LIAO Lu, HUANG Xiao-wei, ZHANG Hao, WANG Hao. Design of analog circuits in multi-bit quantized audio DAC. J4, 2011, 45(9): 1571-1575.

链接本文:

https://www.zjujournals.com/eng/CN/10.3785/j.issn.1008-973X.2011.09.010 或 https://www.zjujournals.com/eng/CN/Y2011/V45/I9/1571

［1］ SCHREIER R, TEMES G. Understanding deltasigma data converters ［M］. Piscataway :WileyIEEE Press, 2005: 443-446．
［2］ AMEUR N B, SOYAH M, MASMOUDI N, et al. FPGA implementation of polyphase decomposed FIR filters for interpolation used in ΔΣ audio DAC ［C］∥ 2009 3rd International Conference on Signals, Circuits and Systems (SCS).Medenine:［s.n.］,2009:1-13．
［3］沈佳铭, 洪亮, 石春琦, 等. 一种用于音频DAC的可重构ΣΔ调制器的设计［J］. 微电子学, 2007,37(003): 432-435.
SHEN Jiaming, HONG Liang, SHI Chunqi, et al. Design of reconfigurable ΣΔ modulator for audio D/A converter ［J］. Microelectronics, 2007, 37(003): 432-435．
［4］程媛媛, 杨文荣. 音频数模转换器芯片内部低功耗的设计［J］. 计算机测量与控制, 2007,15(011): 1584-1586.
CHENG Yuanyuan, YANG Wenrong. Low power design of an audio DAC ［J］. Computer Measurement & Control, 2007, 15(011): 1584-1586．
［5］ RAZAVI B. Design of analog CMOS integrated circuits ［M］. New York: McGrawHill Inc, 2000.
［6］ EICHENBERGER C, GUGGENBUHL W. Dummy transistor compensation of analog MOS switches ［J］. IEEE Journal of SolidState Circuits, 1989,24(4): 1143-1146．
［7］马绍宇, 韩雁, 黄小伟, 等. 一种高性能, 低功耗音频ΣΔ调制器［J］. 半导体学报, 2008, 29(010): 2050-2056.
MA Shaoyu, HAN Yan, Huang Xiaowei,et al.A highperformance,lowpower ΣΔ modulator for digital audio applications ［J］. Journal of Semiconductors, 2008, 29(010): 2050-2056．
［8］ BAIRD R T, FIEZ T S. Improved DeltaSigma DAC linearity using data weighted averaging ［C］∥IEEE International Symposium on Circuits and Systems. Seattle,WA:IEEE,1995:13-16．
［9］ ANNOVAZZI M, COLONNA V, GANDOLFI G, et al. A lowpower 98dB multibit audio DAC in a standard 33V 035μm CMOS technology ［J］. IEEE Journal of SolidState Circuits, 2002,37(7): 825-834．

[1]	雷鑑铭, 胡北稳, 桂涵姝, 张乐. 采用新型低成本共模反馈电路的全差分运放设计[J]. J4, 2013, 47(10): 1777-1783.
[2]	杭国强, 李锦煊, 王国飞. 新型钟控神经元MOS采样/保持电路[J]. J4, 2012, 46(2): 333-337.
[3]	肖林荣, 陈偕雄, 应时彦. 基于模块化技术的最佳ULG.2的QCA电路设计[J]. J4, 2011, 45(6): 1032-1037.
[4]	徐扬, 沈继忠. 基于门控时钟的低功耗时序电路设计新方法[J]. J4, 2010, 44(9): 1724-1729.
[5]	徐科君, 许文曜, 沈继忠, 等. 双电压动态可重构FPGA任务模型及调度算法[J]. J4, 2010, 44(2): 300-304.
[6]	杭国强, 应时彦. 新型电流型CMOS四值边沿触发器设计[J]. J4, 2009, 43(11): 1970-1974.
[7]	章丹艳, 吴晓波, 赵梦恋, 等. 光伏电池最大功率点跟踪芯片的设计[J]. J4, 2009, 43(11): 2000-2005.

Viewed

Full text

Abstract

Cited

Shared

Discussed