Please wait a minute...
浙江大学学报(工学版)
J4  2012, Vol. 46 Issue (2): 333-337    DOI: 10.3785/j.issn.1008-973X.2012.02.024
电信技术     
新型钟控神经元MOS采样/保持电路
杭国强1, 李锦煊2, 王国飞2
1.浙江大学城市学院 信息与电气工程学院, 浙江 杭州 310015; 2.浙江大学 信息与通信工程研究所 浙江 杭州 310027
A novel sample and hold circuit using clocked neuron-MOS scheme
HANG Guo-qiang1, LI Jin-xuan2, WANG Guo-fei2
1. School of Information and Electrical Engineering, Zhejiang University City College, Hangzhou, 310015, China;
2. Institute of Information and Communication Engineering, Zhejiang University, Hangzhou, 310027, China
 全文: PDF  HTML
摘要：

为实现连续时间信号到离散时间信号的转换, 提出一种采用钟控神经元MOS管设计的新型电压型采样保持电路.在设计新方案中,通过引入nMOS阈值补偿单元,克服单管神经元MOS跟随器存在阈值损失这一缺点,提高采样保持电路的精度.采用具有高功能度的钟控神经元MOS管实现采样保持和跟随输出,使所设计的电路具有简单的结构和较低的功耗.对钟控神经元MOS管的SPICE宏模型进行改进,改进后的模型可用于对具有可变浮栅预置电压的电路进行分析.采用TSMC 0.35 μm双层多晶硅CMOS工艺参数对设计电路进行HSPICE模拟,并对新设计方案与现有采用神经元MOS管设计的采样保持电路进行比较.模拟结果表明,所提出设计方案明显提高了采样精度,并具有较低功耗.
Abstract:

For converting a continuous-time signal into a discretetime signal, a new proposal for implementing voltage-mode sample and hold (S/H) based on clock-controlled neuronMOS scheme was presented. By employing the nMOS threshold compensation cell, the problem of threshold loss between the input voltage and the output voltage of a single neuron-MOS transistor-based source-follower, is solved, and thereby the accuracy of the S/H circuit is improved. Due to applying threshold compensation technique, the proposed S/H circuit is suitable for low-voltage operation. Besides, by utilizing a high-functionality clock-controlled neuronMOS device, the proposed S/H circuit has a considerable simpler structure and achieves higher power saving. A modified SPICE macro-model for clock-controlled neuron-MOS transistor was also presented in this paper, which can be used to analyze the circuit with variable preset voltage on the floating gate. The circuit is verified by HSPICE simulation with TSMC 0.35 μm double-polysilicon CMOS parameter, and a comparison is being made between the proposed S/H circuit and previously reported neuron-MOSbased ones. The simulation results show that the proposed circuit has low-power consumption and achieves significant improvement in sampling accuracy.
出版日期: 2012-03-20
:  TN 432  
基金资助:

国家自然科学基金资助项目(60971061)；浙江省自然科学基金资助项目(Y106375)；杭州市重点学科建设资助项目.
作者简介: 杭国强(1968—),男, 教授，从事低功耗集成电路设计及多值逻辑研究.E-mail:hanggq@mail.hz.zj.cn
服务　　
把本文推荐给朋友
加入引用管理器
E-mail Alert
RSS
作者相关文章　　

引用本文:

杭国强, 李锦煊, 王国飞. 新型钟控神经元MOS采样/保持电路[J]. J4, 2012, 46(2): 333-337.

HANG Guo-qiang, LI Jin-xuan, WANG Guo-fei. A novel sample and hold circuit using clocked neuron-MOS scheme. J4, 2012, 46(2): 333-337.

链接本文:

http://www.zjujournals.com/eng/CN/10.3785/j.issn.1008-973X.2012.02.024    或    http://www.zjujournals.com/eng/CN/Y2012/V46/I2/333

［1］ SHIBATA T, OHMI T. A functional MOS transistor featuring gatelevel weighted sum and threshold operations ［J］. IEEE Transactions on Electron Device, 1992,39(6): 1444-1455.
［2］ HASLER P, LANDE T S. Overview of floatinggate devices, circuits, and systems ［J］. IEEE Transactions on Circuits and SystemsII: Analog and Digital Signal Processing, 2001, 48(1): 1-3.
［3］ CHAVAN A, MACDONALD E, LIU N, et al. A novel floating gate circuit family with subthreshold voltage swing for ultralow power operation ［C］ ∥ Proceedings of the International Symposium on Circuits and Systems. Seattle: IEEE, 2008: 3354-3357.
［4］ SRINIVASAN V, SERRANO G J, GRAY J, et al. A precision CMOS amplifier using floatinggate transistors for offset cancellation ［J］. IEEE Journal of SolidState Circuits, 2007, 42(2): 280-291.
［5］ YAMASAKI T, SHIBATA T. A lowpower floatinggateMOSbased CDMA matched filter featuring coupling capacitor disconnection ［J］. IEEE Journal of SolidState Circuits, 2007, 42(2): 422-430.
［6］ 杭国强.基于多值逻辑方法的二值神经元MOS电路设计技术 ［J］.半导体学报, 2006, 27(7): 1316-1320.
HANG Guoqiang. A design technique of neuron MOS binary circuits based on multiplevalued logic ［J］. Chinese Journal of Semiconductors, 2006, 27(7): 1316-1320.
［7］ BERG Y, AUNET S, MINNOTAHARI O, et al. Novel recharge semifloatinggate CMOS logic for multiplevalued systems ［C］∥ Proceedings of the International Symposium on Circuits and Systems. Bangkok: IEEE, 2003， 5: 193-196.
［8］ JENSEN R, BERG Y, LOMSDALEN J G. Semi floatinggate S/H circuits ［C］∥ NORCHIP Conference. Oulu: IEEE, 2005: 176179.
［9］ 杨媛.神经元MOS及其应用电路的研究 ［D］.西安：西安理工大学,2004: 80.
YANG Yuan. Research of neuronMOS and its application circuits ［D］. Xian: Xian University of Technology, 2004: 80.
［10］ KOTANI K, SHIBATA T, IMAI M, et al, Clockcontrolled neuronMOS logic gates ［J］, IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 1998, 45(4): 518-522.
［11］ 曹亚明,汤玉生.钟控神经MOS晶体管的建模及其电路仿真［J］.固体电子学研究与进展, 2003, 23(1): 89-95.
CAO Yaming, TANG Yusheng. Modeling of clockcontrolled neuMOS and simulation of clockcontrolled neuMOS IC ［J］. Research & Progress of Solid State Electronics, 2003, 23(1): 89-95.
［12］ 杨媛,高勇,余宁梅,等.钟控神经元MOS晶体管的改进HSPICE宏模型 ［J］.固体电子学研究与进展, 2007, 27(3): 301-304.
YANG Yuan, GAO Yong, YU Ningmei, et al. Modified HSPICE macromodel of clockcontrolled neuronMOS ［J］, Research & Progress of Solid State Electronics, 2007, 27(3): 301-304.
［13］ 潘星,王永禄,裴金亮.一种高性能采样/保持电路的设计 ［J］.微电子学, 2008, 38(3): 442-444.
PAN Xing, WANG Yonglu, PEI Jinliang. Design of a highperformance sampleandhold circuit ［J］. MICROELECTRONICS, 2008, 38(3): 442-444.
[1] 雷鑑铭, 胡北稳, 桂涵姝, 张乐. 采用新型低成本共模反馈电路的全差分运放设计[J]. J4, 2013, 47(10): 1777-1783.
[2] 韩雁 , 廖璐 , 黄小伟 , 张昊 , 王昊. 多比特量化的音频DAC中模拟电路的设计[J]. J4, 2011, 45(9): 1571-1575.
[3] 肖林荣, 陈偕雄, 应时彦. 基于模块化技术的最佳ULG.2的QCA电路设计[J]. J4, 2011, 45(6): 1032-1037.
[4] 徐扬, 沈继忠. 基于门控时钟的低功耗时序电路设计新方法[J]. J4, 2010, 44(9): 1724-1729.
[5] 徐科君, 许文曜, 沈继忠, 等. 双电压动态可重构FPGA任务模型及调度算法[J]. J4, 2010, 44(2): 300-304.
[6] 杭国强, 应时彦. 新型电流型CMOS四值边沿触发器设计[J]. J4, 2009, 43(11): 1970-1974.
[7] 章丹艳, 吴晓波, 赵梦恋, 等. 光伏电池最大功率点跟踪芯片的设计[J]. J4, 2009, 43(11): 2000-2005.