[1] KUMAR R, KURSUN V. Reversed Temperature dependent propagation delay characteristics in nanometer CMOS circuits [J]. IEEE transactions on Circuits and systems II, 2006, 53(10): 1078-1082. [2] NI Min., MEMIK S O. Self heatingaware optimal wire sizing under Elmore delay model [C]∥ Europe Conference & Exhibition on Design, Automation & Test, Nice, France: SpringVerlag, 2007, 1-6. [3] 王增,董刚,杨银堂,等. 考虑温度分布效应的非对称RLC树时钟偏差研究[J]. 物理学报, 2010, 59(8):5646-5651. WANG.Zeng,DONG Gang, YANG Yintang, et al.Study on clock skew of unsymmetrical RLC interconnect tree with temperature distribution \ [J\].Acta Physica Sinica,2010,59(8):5646-5651. [4] AJAMI A H, BANERJEE K, PEDRAM M. Modeling and analysis of nonuniform substrate temperature effects on global ULSI Interconnects [J]. IEEE Transactions on ComputerAided Design of Integrated Circuits and Systems, 2005, 24(6): 849-861. [5] CHEN Guoqing, FRIEDMAN E G. An RLC interconnect model based on fourier analysis [J]. IEEE Transactions on ComputerAided Design of Integrated Circuits and Systems, 2005, 24(2): 170-183. [6] HOSEINI F A, MSOUMI N. Fast estimation of interconnects delay in RLC trees using neural network [C]∥ MWSCAS 2007 50th Midwest Symposium on Circuits and Systems. Montreal, Canada: SpringerVerlag, 2007, 1309-1312. [7] JIANG Zhanyuan, HU Shiyan, HU Jiang, et al. A new RLC buffer insertion algorithm [C]∥ Proc. of IEEE/ACM International Conference on ComputerAided Design, New York: Institute of Electrical and Electronics Engineers Press, 2006, 553-557. [8] KIM S Y, WONG S S. Closedform RC and RLC delay models considering input rise time [J]. IEEE Transactions on Circuits and Systems I: Regular Papers, 2007, 54(9):2001-2010. [9] ANTONINI G, FERRI G. Laddernetworkbased model for delay determination in coupled interconnects [J]. IEE ProceedingsScience on Measurement and Technology, 2006, 153(2): 64-72. [10] RAVINDRA J V R, SRINIVAS M B. Delay and slew analysis of VLSI interconnects using difference model approach [C]∥ MWSCAS 2007 50th Midwest Symposium on Circuits and Systems, Montreal, Canada: SpringerVerlag, 2007, 1313-1315. [11] CHAPMAN A J. Fundamental of heat transfer [M]. 4th ed. New York: Mcmillan, 1984: 147. [12] IM S, BANERJEE K. Full chip thermal analysis of planar (2D) and vertically integrated (3D) highperformance Ics [C]∥ Proc. of International Electron Device Meeting. San Francisco, California, USA: the University of Hong Kong Press, 2000, 727-730. [13] LIN Shengchih, CHRYSLER G, MAHAJAN R, et al. A selfconsistent substrate thermal profile estimation technique for nanoscale ICs—part II: implementation and implications for power estimation and thermal management [J]. IEEE Transaction on Electron devices, 2007,54(12): 3351-3360. [14] TSAI Chinghan, KANG Sungmo. CellLevel placement for improving substrate thermal distribution [J]. IEEE transactions on computeraided design of integrated circuits and systems, 2000, 19(2): 253-266. [15] VENKATESAN R, DAVIS J A, MEINDL J D. Compact distributed RLC interconnect models part III: transients in single and coupled lines with capacitive load termination [J]. IEEE transactions on Electron Devices, 2003, 50(4): 1081-1093. [16] ZHOU Mingcui, LIU Wentai, Sivaprakasam M. A closedform delay formula for onchip RLC interconnects in currentmode signaling [C]∥ IEEE International Symposium on Circuits and Systems. Kobe Japan: CRC, 2005, 2, 1082-1085. [17] ESIA, JEITA, KSIA, et al. International Technology Roadmap for Semiconductors [EB/OL]. [2007]. http:∥www.itrs.net/Links/2007ITRS/Home2007.htm |