Please wait a minute...
浙江大学学报(工学版)
J4  2012, Vol. 46 Issue (5): 905-911    DOI: 10.3785/j.issn.1008-973X.2012.05.021
计算机技术﹑电信技术     
基于FPGA的可重构视频编码器设计
杜娟,丁丹丹,虞露
浙江大学 信息与通信工程研究所,浙江省综合信息网技术重点实验室,浙江 杭州 310027
Design methodology of FPGA based reconfigurable video encoder
DU Juan, DING Dan-dan, YU Lu
Institute of Information and Communication Engineering, Zhejiang University,
Zhejiang Provincial Key Laboratory of Information Network Technology, Hangzhou 310027, China
 全文: PDF  HTML
摘要：

针对现场可编程门阵列（FPGA）平台,提出可重构视频编码（RVC）的硬件实现方案.为提高系统吞吐量和功能单元（FU）的可重用及可扩性,提出分层的、多颗粒度并存的、可重用的功能单元设计方法；为重构的简单性及降低实现复杂度,提出在功能单元之间采用不同的存储结构作为数据连接方式.最终实现支持H.264/AVC和AVS的全I帧可重构视频编码器.结果表明,该编码器在Xilinx Virtex-5 330上能够分别实现H.264/AVC标准下25帧及AVS标准下37帧1 920×1 080视频的实时编码,比2个标准单独的设计实现代价降低了33%.
Abstract:

Field programmable gate array (FPGA) based reconfigurable video encoder was presented in this paper. In order to enhance the system throughout and facilitate Function unit (FU) reusability and extensibility, a hierarchical FU partition method with multiple granularities is proposed. For simplicity in reconfiguration and complexity reduction, we adopt different storage structure as the way of connecting data. Based on the proposed methods, an efficient architecture for I-frame video encoder supporting H.264/AVC and AVS was realized. As a result, the proposed architecture can be easily reconfigured to satisfy 25 (37) frames per second encoding of 1 080p HD video of H.264/AVC (AVS) at the working frequency of 186MHz in Xilinx Virtex5 FPGA, and reduce 33% area cost when compared with two separate designs．
出版日期: 2012-05-01
:  TN 919.8  
基金资助:

国家自然科学基金资助项目(61076021)；新世纪优秀人才计划资助项目(NCET-07-0757）.
通讯作者: 虞露，女，教授，博导.     E-mail: yul@zju.edu.cn
作者简介: 杜娟，女，硕士，从事大规模集成电路研究工作.E-mail:cuckoo2.0@163.com
服务　　
把本文推荐给朋友
加入引用管理器
E-mail Alert
RSS
作者相关文章　　

引用本文:

杜娟,丁丹丹,虞露. 基于FPGA的可重构视频编码器设计[J]. J4, 2012, 46(5): 905-911.

DU Juan, DING Dan-dan, YU Lu. Design methodology of FPGA based reconfigurable video encoder. J4, 2012, 46(5): 905-911.

链接本文:

http://www.zjujournals.com/eng/CN/10.3785/j.issn.1008-973X.2012.05.021    或    http://www.zjujournals.com/eng/CN/Y2012/V46/I5/905

［1］ 徐惠萍.可重构技术综述［J］.甘肃科技, 2007, 23(10): 158-160．
XU Huiping. Overview of reconfigurable technology ［J］.Technology of Gansu, 2007, 23(10): 158-160．
［2］ JANG E S, OHM J, MATTAVELLI M. White paper on reconfigurable video coding (RVC) ［R］. M8485, HangZhou： Hanyang University, 2006．
［3］ LI J J, DING D D, LUCARZ C, et cl. Efficient data flow variable length decoding implementation for the MPEG reconfigurable video coding framework［C］∥ Proceedings of IEEE Workshop on Signal Processing Systems. Washiton DC: IEEE, 2008:188-193．
［4］ WIPLIEZ M, ROQUIER G, RAULET M, et cl. Code generation for the MPEG reconfigurable video coding framework: from CAL actions to C functions ［C］∥ Proceedings of International Conference on Multimedia and Expo. Hannover: IEEE, 2008:1049-1052．
［5］ ROQUIER G, WIPLIEZ M, RAULET M, et cl. Automatic software synthesis of dataflow program: an MPEG4 simple profile decoder case study［C］∥ Proceedings of IEEE Workshop on Signal Processing Systems. Washiton DC: IEEE, 2008:281-286．
［6］ LEE S, KIM H, LEE S, et cl. Reconfigurable bitstream parser ［C］∥ Proceedings of International Conference on Multimedia and Expo. Hannover: IEEE, 2008:1061-1064.
［7］ RAULET M, PIAT J, LUCARZ C, et cl. Validation of bitstream syntax and synthesis of parser in the MPEG reconfigurable video coding framework ［C］∥ Proceedings of IEEE Workshop on Signal Processing Systems. Washiton DC: IEEE, 2008:293-298．
［8］ HSIAO J M, TSAI C J. Analysis of an SoC architecture for MPEG reconfigurable video coding framework［C］∥ Proceedings of IEEE International Symposium on Circuits and Systems. New Orleans: IEEE, 2007: 761-764．
［9］ AMER I, LUCARZ C, ROQUIER G, et al. Reconfigurable video coding on multicore ［J］. IEEE Signal Processing Magazine, 2009, 26(6): 113-123．
［10］ PATEL A, KAPOOR H K. Exploring use of NoC for reconfigurable video coding［C］∥ Proceedings of the 23rd International Conference on VLSI Design. Bangalore: IEEE, 2010: 134-139．
［11］ SIRET N, SABRY I, NEZAN J F, et al .A codesign synthesis from an MPEG4 decoder dataflow description ［C］∥ Proceedings of 2010 IEEE International Symposium on Circuits and Systems. Paris: IEEE, 2010:1995-1998．
［12］ 丁丹丹,虞露. 可重构视频编码综述［J］. 电视技术,2009, 33(7): 12-15．
DING Dandan, YU Lu. Overview of MPEG reconfigurable video coding ［J］. Tv Engineering, 2009, 33(7): 12-15．
［13］ H.264/AVC, Series H: audiovisual and multimedia systems infrastructure of audio visual services – coding of moving video ［S］.\
[S.l.\]： International Telecommunication Union, 2009.
［14］ GB/T 200902, 信息技术先进音视频编码 第二部分：视频［S］.北京：数字音视频编解码技术标准工作组, 2006．
GB/T 200902, Information technology  Advanced coding of audio and video  Part 2: Video ［S］.Beijing: AVS Video Expert Group, 2006．
［15］ LKER H, ZGUR T ESRA ?瘙塁. An efficient H.264 intra frame coder system ［J］. IEEE Transactions on Consumer Electronics, 2008, 54 (4): 1903-1911．
［16］ YANG Q T, ZHANG Z Y, TENG G W, et cl. An efficient hardware implementation for intra prediction of AVS encoder ［C］∥ Proceedings of International Conference on Audio, Language and Image Processing. Shanghai: IEEE, 2008: 200-205．
［17］ KARIM M, IHAB A. MPEG RVC compliant intra prediction for AVC ［C］∥ Proceedings of conference on Design and Architectures for Signal and Image Processing. Sophia Antipolis: ECSI, 2009:190-193．
[1] 刘云鹏, 张三元, 王仁芳, 张引. 适于交通视频的时间可伸缩帧间快速编码算法[J]. J4, 2013, 47(3): 400-408.
[2] 张申,王维东,赵亚飞,吴祖成,王曰海,张明. 基于三维离散余弦变换的体三维视频数据压缩[J]. J4, 2012, 46(1): 112-117.
[3] 李春澍,黄凯,修思文,马德,葛海通,严晓浪. H.264/AVC子像素插值的高性能流水线设计及实现[J]. J4, 2011, 45(7): 1187-1193.
[4] 马德,黄凯,陈华锋,余慜,严晓浪. H.264去块效应滤波器的混合递增滤波流水线设计[J]. J4, 2011, 45(7): 1206-1214.