信息工程 |
|
|
|
|
基于频率可调驻波振荡器的芯片时钟系统设计 |
张伟, 胡友德, 郑立荣 |
复旦大学 信息科学与工程学院,上海 200433 |
|
Design of chip-level clock system using frequency tunable standing-wave oscillators |
ZHANG Wei, HU You de, ZHENG Li rong |
School of Information Science and Technology, Fudan University, Shanghai 200433, China |
引用本文:
张伟, 胡友德, 郑立荣. 基于频率可调驻波振荡器的芯片时钟系统设计[J]. 浙江大学学报(工学版), 10.3785/j.issn.1008-973X.2017.01.021.
ZHANG Wei, HU You de, ZHENG Li rong. Design of chip-level clock system using frequency tunable standing-wave oscillators. JOURNAL OF ZHEJIANG UNIVERSITY (ENGINEERING SCIENCE), 10.3785/j.issn.1008-973X.2017.01.021.
|
[1] CHAN S C, RESTLE P J, SHEPARD K L, et al. A4.6 ghz resonant global clock distribution network [C] ∥Proceedings of IEEE International SolidState Circuits Conference (ISSCC). San Fransisco: IEEE. 2004:341-343.
[2] CHAN S C, SHEPARD K L, RESTLE P J. Design of resonant global clock distributions [C]∥ Proceedings of IEEE International Conference on Computer Design (ICCD). San Jose: IEEE, 2003: 238-243.
[3] DRAKE A, NOWKA K J, NGUYEN T Y, et al. Resonant clocking using distributed parasitic capacitance [J]. IEEE Journal of Solid-State Circuits, 2004,39(9): 1520-1528.
[4] WOOD J, EDWARDS T C, LIPA S. Rotary travelingwave oscillator arrays: a new clock technology [J]. IEEE Journal of SolidState Circuits, 2001, 36(11): 1654-1665.
[5] ANDRESS W, HAM D. Recent developments in standingwave oscillator design: review [C]∥ Radio Frequency Integrated Circuits (RFIC) Symposium. Digest of Papers. Forth Worth: IEEE, 2004: 119-122.
[6] MAHONY F O. 10 ghz global clock distribution using coupled standingwave oscillators [D]. Palo Alto: Stanford University, 2003.
[7] MAHONY F O, YUE C P, HOROWITZ M A, et al. A 10 ghz global clock distribution using coupled standing wave oscillators [J]. IEEE Journal of SolidState Circuits, 2003, 38(11): 1813-1820.
[8] ANDRESS W, HAM D. Standing wave oscillators utilizing waveadaptive tapered transmission lines [J]. IEEE Journal of SolidState Circuits, 2005, 40(3): 638-651.
[9] CODERO V H, KHATRI S P. Clock distribution scheme using coplanar transmission lines [C]∥ DATE’08. Munich: IEEE, 2008: 985-990.
[10] MANDAL A, KARKALA V, KHATRI S, et al.Interconnected tile standing wave resonant oscillator based clock distribution circuits [C]∥ 24th Annual Conference on VLSI Design. Chennai: IEEE, 2011: 82-87.
[11] GAUTHAUS M R, TASKIN B. Highperformance, lowpower resonant clocking: embedded tutorial[C]∥ IEEE/ACM International Conference on ComputerAided Design. San Jose: IEEE, 2012: 742-745.
[12] HONKOTE V, TASKIN B. Skew analysis and design methodologies for improved performance of resonant clocking [C]∥ 2009 International SoC. Busan: IEEE, 2009: 165-168.
[13] HONKOTE V, NAGARAJAN R D. Process variation sensitivities of rotary traveling wave and mobius standing wave oscillators [C]∥ International Symposium onElectronic System Design. Singapore: IEEE, 2013: 610.
[14] KARKALA V, BOLLAPALLI K C,GARG R, et al. A PLL design based on a standing wave resonant oscillator [C]∥ IEEE International Conference onComputer Design (ICCD). Lake Tahoe: IEEE, 2009: 511-516.
[15] MANDAL A,BOLLAPALLI K C,JAYAKUMAR N,et al. A lowjitter phaselocked resonant clock generation and distribution scheme [C]∥ IEEE 31st International Conference on Computer Design (ICCD). Asheville: IEEE, 2013: 487-490.
[16] BUNCH R L, RAMAN S. Largesignal analysis of MOS varactors in CMOSGm LC VCOs [J]. IEEE Journal of SolidState Circuits, 2003, 38(8): 1325-1332.
[17] SHEN Meigen, ZHENG LiRong, TJUKANOFF E, et al. Concurrent chip package design for global clock distribution network using standing wave approach[C]∥ 6th International Symposium on Quality of Electronic Design. San Jose: IEEE, 2005: 573-578 |
|
Viewed |
|
|
|
Full text
|
|
|
|
|
Abstract
|
|
|
|
|
Cited |
|
|
|
|
|
Shared |
|
|
|
|
|
Discussed |
|
|
|
|