Please wait a minute...
Front. Inform. Technol. Electron. Eng.  2012, Vol. 13 Issue (6): 460-471    DOI: 10.1631/jzus.C1100273
    
High-performance low-leakage regions of nano-scaled CMOS digital gates under variations of threshold voltage and mobility
Hossein Aghababa, Behjat Forouzandeh, Ali Afzali-Kusha
Nanoelectronics Center of Excellence, School of Electrical and Computer Engineering, University of Tehran, Tehran 14395, Iran
Download:   PDF(0KB)
Export: BibTeX | EndNote (RIS)      

Abstract  We propose a modeling methodology for both leakage power consumption and delay of basic CMOS digital gates in the presence of threshold voltage and mobility variations. The key parameters in determining the leakage and delay are OFF and ON currents, respectively, which are both affected by the variation of the threshold voltage. Additionally, the current is a strong function of mobility. The proposed methodology relies on a proper modeling of the threshold voltage and mobility variations, which may be induced by any source. Using this model, in the plane of threshold voltage and mobility, we determine regions for different combinations of performance (speed) and leakage. Based on these regions, we discuss the trade-off between leakage and delay where the leakage-delay-product is the optimization objective. To assess the accuracy of the proposed model, we compare its predictions with those of HSPICE simulations for both basic digital gates and ISCAS85 benchmark circuits in 45-, 65-, and 90-nm technologies.

Key wordsHigh-performance circuit      Low-leakage circuit      Manufacturing process variation      CMOS integrated circuit     
Received: 13 September 2011      Published: 05 June 2012
CLC:  TN4  
Cite this article:

Hossein Aghababa, Behjat Forouzandeh, Ali Afzali-Kusha. High-performance low-leakage regions of nano-scaled CMOS digital gates under variations of threshold voltage and mobility. Front. Inform. Technol. Electron. Eng., 2012, 13(6): 460-471.

URL:

http://www.zjujournals.com/xueshu/fitee/10.1631/jzus.C1100273     OR     http://www.zjujournals.com/xueshu/fitee/Y2012/V13/I6/460


High-performance low-leakage regions of nano-scaled CMOS digital gates under variations of threshold voltage and mobility

We propose a modeling methodology for both leakage power consumption and delay of basic CMOS digital gates in the presence of threshold voltage and mobility variations. The key parameters in determining the leakage and delay are OFF and ON currents, respectively, which are both affected by the variation of the threshold voltage. Additionally, the current is a strong function of mobility. The proposed methodology relies on a proper modeling of the threshold voltage and mobility variations, which may be induced by any source. Using this model, in the plane of threshold voltage and mobility, we determine regions for different combinations of performance (speed) and leakage. Based on these regions, we discuss the trade-off between leakage and delay where the leakage-delay-product is the optimization objective. To assess the accuracy of the proposed model, we compare its predictions with those of HSPICE simulations for both basic digital gates and ISCAS85 benchmark circuits in 45-, 65-, and 90-nm technologies.

关键词: High-performance circuit,  Low-leakage circuit,  Manufacturing process variation,  CMOS integrated circuit 
[1] Sepehr Tabrizchi, Nooshin Azimi, Keivan Navi. A novel ternary half adder and multiplier based on carbon nanotube field effect transistors[J]. Front. Inform. Technol. Electron. Eng., 2017, 18(3): 423-433.
[2] Zamshed Iqbal Chowdhury, Md. Istiaque Rahaman, M. Shamim Kaiser. Electrical analysis of single-walled carbon nanotube as gigahertz on-chip interconnects[J]. Front. Inform. Technol. Electron. Eng., 2017, 18(2): 262-271.
[3] De-xuan Zou, Gai-ge Wang, Gai Pan, Hong-wei Qi. A modified simulated annealing algorithm and an excessive area model for floorplanning using fixed-outline constraints[J]. Front. Inform. Technol. Electron. Eng., 2016, 17(11): 1228-1244.
[4] Liang Geng , Ji-Zhong Shen , Cong-Yuan Xu . Power-efficient dual-edge implicit pulse-triggered flip-flop with an embedded clock-gating scheme[J]. Front. Inform. Technol. Electron. Eng., 2016, 17(9): 962-972.
[5] Wei Zhang, You-de Hu, Li-rong Zheng. Design and simulation of a standing wave oscillator based PLL[J]. Front. Inform. Technol. Electron. Eng., 2016, 17(3): 258-264.
[6] Mao-qun Yao, Kai Yang, Cong-yuan Xu, Ji-zhong Shen. Design of a novel RTD-based three-variable universal logic gate[J]. Front. Inform. Technol. Electron. Eng., 2015, 16(8): 694-699.
[7] Shou-biao Tan, Wen-juan Lu, Chun-yu Peng, Zheng-ping Li, You-wu Tao, Jun-ning Chen. Multi-stage dual replica bit-line delay technique for process-variation-robust timing of low voltage SRAM sense amplifier[J]. Front. Inform. Technol. Electron. Eng., 2015, 16(8): 700-706.
[8] Ming-jun Ma, Zhong-he Jin, Hui-jie Zhu. A combined modulated feedback and temperature compensation approach to improve bias drift of a closed-loop MEMS capacitive accelerometer[J]. Front. Inform. Technol. Electron. Eng., 2015, 16(6): 497-510.
[9] Kai Huang, Xiao-xu Zhang, Si-wen Xiu, Dan-dan Zheng, Min Yu, De Ma, Kai Huang, Gang Chen, Xiao-lang Yan. Profiling and annotation combined method for multimedia application specific MPSoC performance estimation[J]. Front. Inform. Technol. Electron. Eng., 2015, 16(2): 135-151.
[10] Xiao-hua Li, Ji-zhong Shen. An algorithm for identifying symmetric variables in the canonical OR-coincidence algebra system[J]. Front. Inform. Technol. Electron. Eng., 2014, 15(12): 1174-1182.
[11] Hüseyin Oktay Erkol, Hüseyin Demirel. A VHDL application for kinematic equation solutions of multi-degree-of-freedom systems[J]. Front. Inform. Technol. Electron. Eng., 2014, 15(12): 1164-1173.
[12] Fa-en Liu, Zhi-gong Wang, Zhi-qun Li, Qin Li, Lu Tang, Ge-liang Yang. A 31–45.5 GHz injection-locked frequency divider in 90-nm CMOS technology[J]. Front. Inform. Technol. Electron. Eng., 2014, 15(12): 1183-1189.
[13] Ting Guo, Zhi-qun Li, Qin Li, Zhi-gong Wang. A 37 GHz wide-band programmable divide-by-N frequency divider for millimeter-wave silicon-based phase-locked loop frequency synthesizers[J]. Front. Inform. Technol. Electron. Eng., 2014, 15(12): 1200-1210.
[14] Najam Muhammad Amin, Zhi-gong Wang, Zhi-qun Li. Folded down-conversion mixer for a 60 GHz receiver architecture in 65-nm CMOS technology[J]. Front. Inform. Technol. Electron. Eng., 2014, 15(12): 1190-1199.
[15] Qian-qi Le, Guo-wu Yang, William N. N. Hung, Xiao-yu Song, Fu-you Fan. Performance-driven assignment and mapping for reliable networks-on-chips[J]. Front. Inform. Technol. Electron. Eng., 2014, 15(11): 1009-1020.