Please wait a minute...
Front. Inform. Technol. Electron. Eng.  2015, Vol. 16 Issue (8): 694-699    DOI: 10.1631/FITEE.1500102
    
Design of a novel RTD-based three-variable universal logic gate
Mao-qun Yao, Kai Yang, Cong-yuan Xu, Ji-zhong Shen
1Hangzhou Institute of Service Engineering, Hangzhou Normal University, Hangzhou 311121, China; 2College of Information Science & Electronic Engineering, Zhejiang University, Hangzhou 310027, China
Download:   PDF(0KB)
Export: BibTeX | EndNote (RIS)      

Abstract  Traditional CMOS technology faces some fundamental physical limitations. Therefore, it has become very important for the integrated circuit industry to continue to develop modern devices and new design methods. The threshold logic gate has attracted much attention because of its powerful logic function. The resonant tunneling diode (RTD) is well suited for implementing the threshold logic gate because of its high-speed switching capability, negative differential resistance (NDR) characteristic, and functional versatility. In this paper, based on the Reed-Muller (RM) algebraic system, a novel method is proposed to convert three-variable non-threshold functions to the XOR of multiple threshold functions, which is simple and has a programmable implementation. With this approach, all three-variable non-threshold functions can be presented by the XOR of two threshold functions, except for two special functions. On this basis, a novel three-variable universal logic gate (ULG3) is proposed, composed of two RTD-based universal threshold logic gates (UTLG) and an RTD-based three-variable XOR gate (XOR3). The ULG3 has a simple structure, and a simple method is presented to implement all three-variable functions using one ULG3. Thus, the proposed ULG3 provides a new efficient universal logic gate to implement RTD-based arbitrary n-variable functions.

Key wordsResonant tunneling diode (RTD)      Threshold logic gate      Reed-Muller expansion      Universal logic gate     
Received: 30 March 2015      Published: 04 August 2015
CLC:  TN47  
Cite this article:

Mao-qun Yao, Kai Yang, Cong-yuan Xu, Ji-zhong Shen. Design of a novel RTD-based three-variable universal logic gate. Front. Inform. Technol. Electron. Eng., 2015, 16(8): 694-699.

URL:

http://www.zjujournals.com/xueshu/fitee/10.1631/FITEE.1500102     OR     http://www.zjujournals.com/xueshu/fitee/Y2015/V16/I8/694


基于RTD三变量通用逻辑门的设计

目的:为基于RTD器件的任意n变量函数实现提供一个简单有效的三变量通用逻辑门,简化基于RTD器件的集成电路设计。
创新点:使用谱技术和Reed-Muller展开提出一种新的算法。此算法可将三变量非阈值函数转化成三变量阈值函数,并利用此算法设计一种新的基于RTD的三变量通用逻辑门ULG3。
方法:首先,介绍阈值逻辑、谱技术和Reed-Muller展开的基本概念。然后,提出一种新的算法。此算法可将三变量非阈值函数转化成三变量阈值函数,并发现除两个特殊的三变量非阈值函数以外,其他所有的三变量非阈值函数都可以分解成两个三变量阈值函数异或的形式。最后,利用此算法并基于UTLG(图1)设计一个新的三变量通用逻辑门ULG3(图4)。
结论:新的三变量通用逻辑门ULG3由两个UTLG和一个XOR3组成,对任意的三变量函数都可由一个ULG3门来实现。

关键词: RTD,  阈值逻辑门,  Reed-Muller展开,  通用逻辑门 
[1] Mi Lin, Ling-ling Sun. A novel ternary JK flip-flop using the resonant tunneling diode literal circuit[J]. Front. Inform. Technol. Electron. Eng., 2012, 13(12): 944-950.
[2] Mi Lin, Wei-feng Lv, Ling-ling Sun. Design of ternary D flip-flop with pre-set and pre-reset functions based on resonant tunneling diode literal circuit[J]. Front. Inform. Technol. Electron. Eng., 2011, 12(6): 507-514.