Please wait a minute...
Front. Inform. Technol. Electron. Eng.  2010, Vol. 11 Issue (9): 724-736    DOI: 10.1631/jzus.C0910660
    
A low-power and low-energy flexible GF(p) elliptic-curve cryptography processor
Hamid Reza Ahmadi, Ali Afzali-Kusha
School of Electrical and Computer Engineering, University of Tehran, P.O. Box 14395-515, Tehran, Iran
Download:   PDF(0KB)
Export: BibTeX | EndNote (RIS)      

Abstract  We investigate the use of two integer inversion algorithms, a modified Montgomery modulo inverse and a Fermat’s Little Theorem based inversion, in a prime-field affine-coordinate elliptic-curve crypto-processor. To perform this, we present a low-power/energy GF(p) affine-coordinate elliptic-curve cryptography (ECC) processor design with a simplified architecture and complete flexibility in terms of the field and curve parameters. The design can use either of the inversion algorithms. Based on the implementations of this design for 168-, 192-, and 224-bit prime fields using a standard 0.13 μm CMOS technology, we compare the efficiency of the algorithms in terms of power/energy consumption, area, and calculation time. The results show that while the Fermat’s theorem approach is not appropriate for the affine-coordinate ECC processors due to its long computation time, the Montgomery modulo inverse algorithm is a good candidate for low-energy implementations. The results also show that the 168-bit ECC processor based on the Montgomery modulo inverse completes one scalar multiplication in only 0.4 s at a 1 MHz clock frequency consuming only 12.92 μJ, which is lower than the reported values for similar designs.

Key wordsElliptic-curve cryptography (ECC)      Prime field      Montgomery multiplication      Montgomery inverse      Low-energy     
Received: 30 October 2009      Published: 07 September 2010
CLC:  TN4  
Fund:  Project supported in part by the  Iran Telecommunication Research Center (ITRC) and the Research Council of University of Tehran
Cite this article:

Hamid Reza Ahmadi, Ali Afzali-Kusha. A low-power and low-energy flexible GF(p) elliptic-curve cryptography processor. Front. Inform. Technol. Electron. Eng., 2010, 11(9): 724-736.

URL:

http://www.zjujournals.com/xueshu/fitee/10.1631/jzus.C0910660     OR     http://www.zjujournals.com/xueshu/fitee/Y2010/V11/I9/724


A low-power and low-energy flexible GF(p) elliptic-curve cryptography processor

We investigate the use of two integer inversion algorithms, a modified Montgomery modulo inverse and a Fermat’s Little Theorem based inversion, in a prime-field affine-coordinate elliptic-curve crypto-processor. To perform this, we present a low-power/energy GF(p) affine-coordinate elliptic-curve cryptography (ECC) processor design with a simplified architecture and complete flexibility in terms of the field and curve parameters. The design can use either of the inversion algorithms. Based on the implementations of this design for 168-, 192-, and 224-bit prime fields using a standard 0.13 μm CMOS technology, we compare the efficiency of the algorithms in terms of power/energy consumption, area, and calculation time. The results show that while the Fermat’s theorem approach is not appropriate for the affine-coordinate ECC processors due to its long computation time, the Montgomery modulo inverse algorithm is a good candidate for low-energy implementations. The results also show that the 168-bit ECC processor based on the Montgomery modulo inverse completes one scalar multiplication in only 0.4 s at a 1 MHz clock frequency consuming only 12.92 μJ, which is lower than the reported values for similar designs.

关键词: Elliptic-curve cryptography (ECC),  Prime field,  Montgomery multiplication,  Montgomery inverse,  Low-energy 
[1] Sepehr Tabrizchi, Nooshin Azimi, Keivan Navi. A novel ternary half adder and multiplier based on carbon nanotube field effect transistors[J]. Front. Inform. Technol. Electron. Eng., 2017, 18(3): 423-433.
[2] Zamshed Iqbal Chowdhury, Md. Istiaque Rahaman, M. Shamim Kaiser. Electrical analysis of single-walled carbon nanotube as gigahertz on-chip interconnects[J]. Front. Inform. Technol. Electron. Eng., 2017, 18(2): 262-271.
[3] De-xuan Zou, Gai-ge Wang, Gai Pan, Hong-wei Qi. A modified simulated annealing algorithm and an excessive area model for floorplanning using fixed-outline constraints[J]. Front. Inform. Technol. Electron. Eng., 2016, 17(11): 1228-1244.
[4] Liang Geng , Ji-Zhong Shen , Cong-Yuan Xu . Power-efficient dual-edge implicit pulse-triggered flip-flop with an embedded clock-gating scheme[J]. Front. Inform. Technol. Electron. Eng., 2016, 17(9): 962-972.
[5] Wei Zhang, You-de Hu, Li-rong Zheng. Design and simulation of a standing wave oscillator based PLL[J]. Front. Inform. Technol. Electron. Eng., 2016, 17(3): 258-264.
[6] Shou-biao Tan, Wen-juan Lu, Chun-yu Peng, Zheng-ping Li, You-wu Tao, Jun-ning Chen. Multi-stage dual replica bit-line delay technique for process-variation-robust timing of low voltage SRAM sense amplifier[J]. Front. Inform. Technol. Electron. Eng., 2015, 16(8): 700-706.
[7] Mao-qun Yao, Kai Yang, Cong-yuan Xu, Ji-zhong Shen. Design of a novel RTD-based three-variable universal logic gate[J]. Front. Inform. Technol. Electron. Eng., 2015, 16(8): 694-699.
[8] Ming-jun Ma, Zhong-he Jin, Hui-jie Zhu. A combined modulated feedback and temperature compensation approach to improve bias drift of a closed-loop MEMS capacitive accelerometer[J]. Front. Inform. Technol. Electron. Eng., 2015, 16(6): 497-510.
[9] Kai Huang, Xiao-xu Zhang, Si-wen Xiu, Dan-dan Zheng, Min Yu, De Ma, Kai Huang, Gang Chen, Xiao-lang Yan. Profiling and annotation combined method for multimedia application specific MPSoC performance estimation[J]. Front. Inform. Technol. Electron. Eng., 2015, 16(2): 135-151.
[10] Najam Muhammad Amin, Zhi-gong Wang, Zhi-qun Li. Folded down-conversion mixer for a 60 GHz receiver architecture in 65-nm CMOS technology[J]. Front. Inform. Technol. Electron. Eng., 2014, 15(12): 1190-1199.
[11] Xiao-hua Li, Ji-zhong Shen. An algorithm for identifying symmetric variables in the canonical OR-coincidence algebra system[J]. Front. Inform. Technol. Electron. Eng., 2014, 15(12): 1174-1182.
[12] Fa-en Liu, Zhi-gong Wang, Zhi-qun Li, Qin Li, Lu Tang, Ge-liang Yang. A 31–45.5 GHz injection-locked frequency divider in 90-nm CMOS technology[J]. Front. Inform. Technol. Electron. Eng., 2014, 15(12): 1183-1189.
[13] Ting Guo, Zhi-qun Li, Qin Li, Zhi-gong Wang. A 37 GHz wide-band programmable divide-by-N frequency divider for millimeter-wave silicon-based phase-locked loop frequency synthesizers[J]. Front. Inform. Technol. Electron. Eng., 2014, 15(12): 1200-1210.
[14] Hüseyin Oktay Erkol, Hüseyin Demirel. A VHDL application for kinematic equation solutions of multi-degree-of-freedom systems[J]. Front. Inform. Technol. Electron. Eng., 2014, 15(12): 1164-1173.
[15] Qian-qi Le, Guo-wu Yang, William N. N. Hung, Xiao-yu Song, Fu-you Fan. Performance-driven assignment and mapping for reliable networks-on-chips[J]. Front. Inform. Technol. Electron. Eng., 2014, 15(11): 1009-1020.