Please wait a minute...
J4  2013, Vol. 47 Issue (2): 361-366    DOI: 10.3785/j.issn.1008-973X.2013.02.026
电信技术     
固定极性Reed-Muller电路最佳延时极性搜索
汪鹏君1, 王振海1, 陈耀武2, 李辉1
1. 宁波大学 电路与系统研究所,浙江 宁波 315211;
2. 浙江大学 数字技术及仪器研究所,浙江 杭州 310027
Searching the best polarity for fixed polarity Reed-Muller
circuits based on delay model
WANG Peng-jun1, WANG Zhen-hai1, CHEN Yao-wu2, LI Hui1
1. Institute of Circuits and Systems, Ningbo University, Ningbo 315211, China;
2. Institute of Advanced Digital Technologies and Instrumentation, Zhejiang University, Hangzhou 310027, China
 全文: PDF  HTML
摘要:

为优化固定极性Reed-Muller(FPRM)电路延时,提出一种适合中小规模FPRM电路的最佳延时极性搜索算法.该算法利用代数法化简某一极性下的FPRM表达式,利用类Huffman算法估计该FPRM电路延时,根据中小规模集成电路的特点结合极性转换技术穷尽搜索延时最优的FPRM极性.对15个可编程逻辑阵列(PLA)格式MCNC Benchmark电路进行测试,结果表明:与其他2种FPRM表达式优化算法相比,与项数分别平均减少了24.3%和25%|与时序交互系统(SIS)优化后的电路相比,延时平均节省了22.2%.

Abstract:

To optimize delay of fixed polarity Reed-Muller (FPRM) circuits, a polarity searching algorithm was proposed for medium-scale ones to obtain the best polarity based on delay model. Within the frame of the proposed algorithm, FPRM expression of someone polarity was simplified by an algebraic method, the delay of corresponding estimated by Huffman-Like algorithm, and polarity conversion technique was used to search the best polarity exhaustively according to the characteristics of medium-scale integrated circuits. It was testified by 15 programmable logic array (PLA) formatted MCNC Benchmark circuits, and shows that it gains the average savage of 24.3% and 25% compared with two counterpart optimization algorithms on FPRM expression, and delay savage of 22.2% compared with optimization by sequential interactive system (SIS).

出版日期: 2013-02-01
:  TP 18  
基金资助:

 国家自然科学基金资助项目(61076032);浙江省自然科学基金资助项目(Z1111219, Y1101078);浙江省重点科技创新团队资助项目(2011R09021-04);宁波市自然科学基金资助项目(2011A610104).

作者简介: 汪鹏君(1966—),男,教授,博士,从事高信密度和低功耗集成电路理论及设计方面的研究工作. E-mail: wangpengjun@nbu.edu.cn
服务  
把本文推荐给朋友
加入引用管理器
E-mail Alert
RSS
作者相关文章  

引用本文:

汪鹏君, 王振海, 陈耀武, 李辉. 固定极性Reed-Muller电路最佳延时极性搜索[J]. J4, 2013, 47(2): 361-366.

WANG Peng-jun, WANG Zhen-hai, CHEN Yao-wu, LI Hui. Searching the best polarity for fixed polarity Reed-Muller
circuits based on delay model. J4, 2013, 47(2): 361-366.

链接本文:

http://www.zjujournals.com/eng/CN/10.3785/j.issn.1008-973X.2013.02.026        http://www.zjujournals.com/eng/CN/Y2013/V47/I2/361

[1] KAR R, MAHESHWARI V, MAQBOOL M, et al. A closed form delay evaluation approach using Burrs distribution function for high speed on-chip RC interconnects [C]∥ Proceedings of IEEE International Advance Computing Conference. Patiala: IEEE, 2010: 129-133.
[2] CORTADELLA J. Timing-driven logic bi-decomposition [J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2003, 22(6): 675-685.
[3] SRIVASTAVA A, CHEN C, SARRAFZADEH M. Timing driven gate duplication in technology independent phase [J]. IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, 2001, E84-A(11): 2673-2680.
[4] MICHELI G D. Synthesis and optimization of digital circuits [M]. New York: McGraw-Hill Higher Education, 1994: 343-439.
[5] JASSANI B A Al, URQUHART N, ALMAINI A E A. Manipulation and optimisation techniques for Boolean logic [J]. IET Computers and Digital Techniques, 2010, 4(3): 227-239.
[6] RAHAMAN H, DAS D K, BHATTACHARYA B B. Testable design of AND-EXOR logic networks with universal test sets [J]. Computers and Electrical Engineering, 2009, 35(5): 644-658.
[7] 汪鹏君,李辉,吴文晋,等.量子遗传算法在多输出Reed-Muller逻辑电路最佳极性搜索中的应用[J].电子学报,2010, 38(5): 1058-1063
WANG Peng-jun, LI Hui, WU Wen-jin, et al. Application of quantum genetic algorithm in searching for best polarity of multi output Reed-Muller logic circuits [J]. Acta Electronica Sinica, 2010, 38(5): 1058-1063.
[8] DAI Jing, ZHANG Hui-hong. A novel quantum genetic algorithm for area optimization of FPRM circuits [C]∥ Proceedings of International Symposium on Intelligent Information Technology Application. NanChang: IEEE, 2009: 408-411.
[9] WANG Peng-jun, LU Jin-gang, CHEN Ken, et al. Low power polarity conversion based on the whole annealing genetic algorithm [J]. Journal of Semiconductors, 2008, 29(2): 298-303.
[10] FUJITA M, MURGAI R. Delay estimation and optimization of logic circuits: a survey [C]∥ Proceedings of the Asia and South Pacific Design Automation Conference. Chiba: IEEE, 1997: 25-30.
[11] YANG Meng, WANG Ling-li, TONG Jia-rong, et al. Techniques for dual forms of Reed-Muller expansion conversion [J]. Integration, the VLSI Journal, 2008, 41(1): 113-122.
[12] YANG H, TAN E C. Optimization of multi-output fixed-polarity Reed-Muller circuits using the genetic algorithm [J]. International Journal of Electronics, 1999, 86(6): 663-670.

[1] 於俊,汪增福. 基于经验模式分解和多种评价准则的电子稳像[J]. J4, 2014, 48(3): 423-429.
[2] 刘业峰,徐冠群,潘全科,柴天佑. 磁性材料成型烧结生产调度优化方法及应用[J]. J4, 2013, 47(9): 1517-1523.
[3] 林亦宁, 韦巍, 戴渊明. 半监督Hough Forest跟踪算法[J]. J4, 2013, 47(6): 977-983.
[4] 郝钏钏, 方舟, 李平. 基于参考模型的输出反馈强化学习控制[J]. J4, 2013, 47(3): 409-414.
[5] 李侃,黄文雄,黄忠华. 基于支持向量机的多传感器探测目标分类方法[J]. J4, 2013, 47(1): 15-22.
[6] 肖冬峰,杨春节,宋执环. 基于改进BP网络的高炉煤气发生量预测模型[J]. J4, 2012, 46(11): 2103-2108.
[7] 姚伏天, 钱沄涛, 李吉明. 空间约束半监督高斯过程下的高光谱图像分类[J]. J4, 2012, 46(7): 1295-1300.
[8] 王洪波, 赵光宙, 齐冬莲, 卢达. 一类支持向量机的快速增量学习方法[J]. J4, 2012, 46(7): 1327-1332.
[9] 艾解清, 高济, 彭艳斌, 郑志军. 基于直推式支持向量机的协商决策模型[J]. J4, 2012, 46(6): 967-973.
[10] 潘俊, 孔繁胜, 王瑞琴. 局部敏感判别直推学习机[J]. J4, 2012, 46(6): 987-994.
[11] 金卓军, 钱徽, 朱淼良. 基于倾向性分析的轨迹评测技术[J]. J4, 2011, 45(10): 1732-1737.
[12] 胡斌,李阳,高济. 基于符号模型检验的可信跨域协作系统验证方法[J]. J4, 2011, 45(9): 1558-1565.
[13] 王秀君, 胡协和. 一种改进的单神经元PID控制策略[J]. J4, 2011, 45(8): 1498-1501.
[14] 厉小军,戴霖,施寒潇,黄琦. 文本倾向性分析综述[J]. J4, 2011, 45(7): 1167-1174.
[15] 顾弘, 赵光宙. 广义局部图像距离函数下的图像分类与识别[J]. J4, 2011, 45(4): 596-601.