Please wait a minute...
J4  2011, Vol. 45 Issue (3): 424-428    DOI: 10.3785/j.issn.1008-973X.2011.03.004
无线电电子学、计算机技术     
CMOS低噪声放大器Miller效应分析与噪声优化
黄晓华,陈李佳,周金芳,陈抗生
浙江大学 信息与电子工程学系,浙江 杭州 310027
Miller effect analysis and noise optimization of CMOS low noise amplifier
HUANG Xiao-hua,CHEN Li-jia,ZHOU Jin-fang,CHEN Kang-sheng
Department of Information Science and Electronic Engineering , Zhejiang University ,Hangzhou 310027 ,China
 全文: PDF  HTML
摘要:

根据反馈分解理论将晶体管栅漏电容分解等效到放大器输入输出两端,研究了栅漏电容对低噪声放大器(LNA)输入阻抗和噪声系数的影响.基于分析结果对阻抗及噪声公式进行了修正,提出功耗约束条件下的LNA噪声优化方法.设计的2.4 GHz LNA基于中芯国际(SMIC) 0.18  μm RF CMOS工艺,版图后仿结果表明:在1.2 V的工作电压下,该低噪声放大器直流功耗仅为2.4 mW,噪声系数为1.0 dB,功率增益为16.3 dB,输入输出反射损耗均小于-22 dB,三阶互调点IIP3为-3.2 dBm.相比已有的设计,根据修正公式设计的LNA在功耗、输入阻抗匹配、噪声系数等性能指标上有较大的改善.

Abstract:

 According to feedback decomposition theorem (FDT), the gate-drain capacitance of a transistor was decomposed into the input and output nodes. Then the influence of gate-drain capacitance on input impedance and noise figure of low noise amplifier (LNA) were discussed. Based on the analytic result, revised input matching and noise figure formulas were developed, also the noise optimization method under the constraint of power dissipation was proposed. The post-layout simulation results show that the 2.4 GHz LNA, based on SMIC 0.18 μm RF CMOS(Complementary Metal Oxide Semiconductor)  technology, consumes a low DC power of 2.4 mW from a 1.2 V supply, noise figure of 1.0 dB, power gain of 16.3dB, input and output losses below -22 dB, and input third-order intercept point of -3.2 dBm.Compared with existing designs, the proposed 2.4 GHz LNA based on the revised formulas had lower power dissipation, better input impedance matching and lower noise factor.

出版日期: 2012-03-16
:  TN 722.3  
通讯作者: 周金芳,女,副教授.     E-mail: zhoujf@zju.edu.cn
作者简介: 黄晓华(1986-),男,浙江义乌人,硕士生,从事射频集成电路设计的研究. E-mail:huangxh5@126.com
服务  
把本文推荐给朋友
加入引用管理器
E-mail Alert
RSS
作者相关文章  

引用本文:

黄晓华,陈李佳,周金芳,陈抗生. CMOS低噪声放大器Miller效应分析与噪声优化[J]. J4, 2011, 45(3): 424-428.

HUANG Xiao-hua,CHEN Li-jia,ZHOU Jin-fang,CHEN Kang-sheng. Miller effect analysis and noise optimization of CMOS low noise amplifier. J4, 2011, 45(3): 424-428.

链接本文:

http://www.zjujournals.com/eng/CN/10.3785/j.issn.1008-973X.2011.03.004        http://www.zjujournals.com/eng/CN/Y2011/V45/I3/424

[1] SHAEFFER D K, LEE T H. A 1.5- V, 1.5-  GHz CMOS low noise amplifier[J]. IEEE Journal of Solid- State Circuits, 1997, 32(5):745-759.
[2] BELOSTOTSKI L, HASLE J W. Noise figure optimization of inductively degenerated CMOS LNAs with integrated gate inductors [J]. IEEE Transactions on Circuits and Systems I, 2006, 53(7):1409-1422.
[3] NGUYEN T K, KIM C K, IHM G J, et al. CMOS low noise amplifier design optimization techniques[J]. IEEE Transactions on Microwave Theory and Techniques, 2004, 52(5):1433-1442.
[4] ANDREANI P, SJOLAND H. Noise optimization of an inductively degenerated CMOS low noise amplifier[J]. IEEE Transactions on Circuits and Systems.II, 2001, 48(9):835-841.
[5] ENZ C. An MOS transistor model for RF IC design valid in all regions of operation[J]. IEEE Transactions on Microwave Theory and Techniques, 2002, 50(1):342-348.
[6] WEISS G. Comment on a theorem dual to Millers theorem[J]. IEEE Transactions on Education, 1999,42(4):349-351.
[7] POTIRAKIS S M, ALEXAKIS G E. The feedback decomposition theorem: the evolution of Millers theorem[J]. International Journal of Electron Engineering Education, 1998, 85(5):571-587.
[8] HAKCHUL J, HEESAUK J, ICKHYUN S, et al. Design optimization of a 10 GHz low noise amplifier with gate drain capacitance consideration in 65 nm CMOS technology[C] ∥Solid State and Integrated Circuit Technology, 2008. 9th International Conference. Beijing:IEEE,2008:1480-1483.
[9] BELOSTOTSKI L, HASLE J W. Noise figure optimization of WideBand InductivelyDegenerated CMOS LNAs[C]∥ Circuits and Systems, 2007. MWSCAS 200750th Midwest. Montreal:IEEE,2007:1002-1005.
[10] KIM HS, LI XP, ISMAIL M. A 24GHz CMOS low noise amplifier using an inter stage matching inductor[C]∥The 42nd Midwest Symposium on Circuits and Systems. New Mexico:IEEE,1999:1040-1043.
[11] YANG Tao. Design of A 24 GHz low noise amplifier in 025um CMOS technology[C]∥IEEE 2007 International Symposium on Microwave. Honolulu:IEEE,2007:392-395.
[12] YANG Xiaoming, THOMAS W, MAMACKEN J. Design of LNA at 24 GHz using 025um technology[C]∥Silicon Monolithic Integrated Circuits in RF Systems, 2001. Michigan:IEEE,2001:12-17.
[13] CHENG Kuohua, CHU Hsin, JOU C F. A novel 2.4 GHz LNA with digital gain control using 0.18 μm CMOS[C]∥ Microwave Conference Proceedings,2005. AsiaPacific: IEEE,2005: 4-7.

No related articles found!