计算机科学技术 |
|
|
|
|
基于提前写回策略的数据转发优化方法 |
蔡卫光,姚庆栋,刘鹏,张奇,张贻雄 |
(浙江大学 信息与电子工程学系,浙江 杭州 310027) |
|
Optimization of data forwarding based on early write-back strategy |
CAI Wei-guang, YAO Qing-dong, LIU Peng, ZHANG Qi, ZHANG Yi-xiong |
(Department of Information Science and Electronic Engineering, Zhejiang University, Hangzhou 310027, China) |
引用本文:
蔡卫光, 姚庆栋, 刘鹏, 等. 基于提前写回策略的数据转发优化方法[J]. J4, 2010, 44(1): 75-80.
CA Wei-Guang, TAO Qiang-Dong, LIU Feng, et al. Optimization of data forwarding based on early write-back strategy. J4, 2010, 44(1): 75-80.
链接本文:
http://www.zjujournals.com/eng/CN/10.3785/j.issn.1008-973X.2010.01.014
或
http://www.zjujournals.com/eng/CN/Y2010/V44/I1/75
|
[1] HENNESSY J L, PATTERSON D A. Computer architecture: a quantitative approach [M]. 3rd ed. New York: Morgan Kaufmann Publishers, 2003: 172-189.
[2] ERICH B. The engineering design of the stretch computer [C]∥Proceedings of the Eastern Joint Computer Conference. Boston: National Joint Computer Committee, 1959: 48-58.
[3] ABNOUS A, BAGHERZADEH N. Pipelining and bypassing in a VLIW processor [J]. IEEE Transactions on Parallel and Distributed Systems, 1994, 5(6): 658-663.
[4] AHUJA P, CLARK D W, ROGERS A. The performance impact of incomplete bypassing in processor pipelines [C]∥ Proceedings of the 28th Annual International Symposium on Microarchitecture. Michigan: IEEE, 1995: 36-45.
[5] SAMI M, SCIUTO D, SILVANO C, et al. Exploiting data forwarding to reduce the power budget of VLIW embedded processors [C]∥ Proceedings of Design, Automation and Test in Europe. Munich: IEEE, 2001: 252-257.
[6] DOLLE M, JHAND S, LEHNER W, et al. A 32-b RISC/DSP microprocessor with reduced complexity [J]. IEEE Journal of Solid-State Circuits, 1997, 32(7): 1056-1066.
[7] CHAVES R, SOUSA L. RDSP: a RISC DSP based on residue number system [C]∥ Proceedings of the Euromicro Symposium on Digital Systems Design. Antalya: IEEE, 2003: 128-135.
[8] SHI Ce, WANG Wei-dong, ZHOU Li, et al. 32b RISC/DSP media processor: MediaDSP3201 [C] ∥ Proceedings of SPIE-IS & T Electronic Imaging. San Jose: SPIE, 2005: 43-52.
[9] CHEN Xiao-yi, YAO Qing-dong, LIU Peng. The forwarding architecture and circuit design in 32-bits digital signal processor [J]. Journal of Electronics, 2005, 22(6): 640-649.
[10] 俞国军,刘鹏,姚庆栋. RISC/DSP处理器数据转发机制设计[J]. 计算机辅助设计与图形学报, 2006, 18(7): 999-1004.
YU Guo-jun, LIU Peng, YAO Qing-dong. Design of bypassing mechanism of RISC-DSP processor [J]. Journal of Computer-Aided Design and Computer Graphics, 2006, 18(7): 999-1004.
[11] YU Guo-jun, YAO Qing-dong, LIU Peng, et al. A processor for MPEG decoder SoC: a software/hardware co-design approach [C]∥ Proceedings of SPIE-IS and T Electronic Imaging. San Jose: SPIE, 2005: 742-752.
[12] 刘鹏,姚庆栋,李东晓,等. 32位媒体数字信号处理器:中国, 200410016753.8 [P]. 2007-01-31.
LIU Peng, YAO Qing-dong, LI Dong-xiao, et al. 32 bit media DSP processor: China, 200410016753.8 [P]. 2007-01-31. |
|
Viewed |
|
|
|
Full text
|
|
|
|
|
Abstract
|
|
|
|
|
Cited |
|
|
|
|
|
Shared |
|
|
|
|
|
Discussed |
|
|
|
|