Please wait a minute...
Journal of Zhejiang University-SCIENCE A (Applied Physics & Engineering)  2008, Vol. 9 Issue (4): 510-516    DOI: 10.1631/jzus.A071449
Electrical & Electronic Engineering     
A semi-custom design methodology for design performance optimization
Dong-ming LV, Pei-yong ZHANG, Dan-dan ZHENG, Xiao-lang YAN, Bo ZHANG, Li QUAN
Institute of VLSI Design, Zhejiang University, Hangzhou 310027, China
Download:     PDF (0 KB)     
Export: BibTeX | EndNote (RIS)      

Abstract  We present a semi-custom design methodology based on transistor tuning to optimize the design performance. Compared with other transistor tuning approaches, our tuning process takes the cross-talk effect into account and prominently reduces the complexity for circuit simulation and analysis by decomposing the circuit network utilizing graph theory. Furthermore, the incremental placement and routing for the corresponding transistor tuning in conventional approaches is not required in our methodology, which might induce timing graph variation and additional iterations for design convergence. This methodology combines the flexible automated circuit tuning and physical design tools to provide more opportunities for design optimization throughout the design cycle.

Key wordsTransistor tuning      Cross-talk      Circuit decomposing     
Received: 24 August 2007     
CLC:  TN402  
Cite this article:

Dong-ming LV, Pei-yong ZHANG, Dan-dan ZHENG, Xiao-lang YAN, Bo ZHANG, Li QUAN. A semi-custom design methodology for design performance optimization. Journal of Zhejiang University-SCIENCE A (Applied Physics & Engineering), 2008, 9(4): 510-516.

URL:

http://www.zjujournals.com/xueshu/zjus-a/10.1631/jzus.A071449     OR     http://www.zjujournals.com/xueshu/zjus-a/Y2008/V9/I4/510

[1] Yong-ping DAN, Xue-cheng ZOU, Zheng-lin LIU, Yu HAN, Li-hua YI. High-performance hardware architecture of elliptic curve cryptography processor over GF(2163)[J]. Journal of Zhejiang University-SCIENCE A (Applied Physics & Engineering), 2009, 10(2): 301-310.
[2] Kai HUANG, Xiao-lang YAN, Sang-il HAN, Soo-ik CHAE, Ahmed A. JERRAYA, Katalin POPOVICI, Xavier GUERIN, Lisane BRISOLARA, Luigi CARRO. Gradual refinement for application-specific MPSoC design from Simulink model to RTL implementation[J]. Journal of Zhejiang University-SCIENCE A (Applied Physics & Engineering), 2009, 10(2): 151-164.
[3] Mohsen SANEEI, Ali AFZALI-KUSHA, Zainalabedin NAVABI. A low-power high-throughput link splitting router for NoCs[J]. Journal of Zhejiang University-SCIENCE A (Applied Physics & Engineering), 2008, 9(12): 1708-1714.
[4] Yin-jun WANG, Cheng ZHUO, Jun-yong DENG, Jin-fang ZHOU, Kang-sheng CHEN. In-package P/G planes analysis and optimization based on transmission matrix method[J]. Journal of Zhejiang University-SCIENCE A (Applied Physics & Engineering), 2008, 9(6): 849-857.
[5] Xiao Zhi-bin, Liu Peng, Yao Ying-biao, Yao Qing-dong. Optimizing pipeline for a RISC processor with multimedia extension ISA[J]. Journal of Zhejiang University-SCIENCE A (Applied Physics & Engineering), 2006, 7(2 ): 24-.
[6] YAN Xiao-lang, YU Long-li, WANG Jie-bing. A front-end automation tool supporting design, verification and reuse of SOC[J]. Journal of Zhejiang University-SCIENCE A (Applied Physics & Engineering), 2004, 5( 9): 12-.