Please wait a minute...
Journal of Zhejiang University-SCIENCE A (Applied Physics & Engineering)  2008, Vol. 9 Issue (6): 849-857    DOI: 10.1631/jzus.A071489
Electrical & Electronic Engineering     
In-package P/G planes analysis and optimization based on transmission matrix method
Yin-jun WANG, Cheng ZHUO, Jun-yong DENG, Jin-fang ZHOU, Kang-sheng CHEN
Department of Information Science and Electronic Engineering, Zhejiang University, Hangzhou 310027, China
Download:     PDF (0 KB)     
Export: BibTeX | EndNote (RIS)      

Abstract  Power integrity (PI) has become a limiting factor for the chip’s overall performance, and how to place in-package decoupling capacitors to improve a chip’s PI performance has become a hot issue. In this paper, we propose an improved transmission matrix method (TMM) for fast decoupling capacitance allocation. An irregular grid partition mechanism is proposed, which helps speed up the impedance computation and complies better with the irregular power/ground (P/G) plane or planes with many vias and decoupling capacitors. Furthermore, we also ameliorate the computation procedure of the impedance matrix whenever decoupling capacitors are inserted or removed at specific ports. With the fast computation of impedance change, in-package decoupling capacitor allocation is done with an efficient change based method in the frequency domain. Experimental results show that our approach can gain about 5× speedup compared with a general TMM, and is efficient in restraining the noise on the P/G plane.

Key wordsDecoupling capacitor      Power/ground (P/G) planes      Simultaneous switching noise (SSN)      Transmission matrix method (TMM)      Irregular partition      Power integrity (PI)     
Received: 15 September 2007     
CLC:  TN402  
Cite this article:

Yin-jun WANG, Cheng ZHUO, Jun-yong DENG, Jin-fang ZHOU, Kang-sheng CHEN. In-package P/G planes analysis and optimization based on transmission matrix method. Journal of Zhejiang University-SCIENCE A (Applied Physics & Engineering), 2008, 9(6): 849-857.

URL:

http://www.zjujournals.com/xueshu/zjus-a/10.1631/jzus.A071489     OR     http://www.zjujournals.com/xueshu/zjus-a/Y2008/V9/I6/849

[1] Yong-ping DAN, Xue-cheng ZOU, Zheng-lin LIU, Yu HAN, Li-hua YI. High-performance hardware architecture of elliptic curve cryptography processor over GF(2163)[J]. Journal of Zhejiang University-SCIENCE A (Applied Physics & Engineering), 2009, 10(2): 301-310.
[2] Kai HUANG, Xiao-lang YAN, Sang-il HAN, Soo-ik CHAE, Ahmed A. JERRAYA, Katalin POPOVICI, Xavier GUERIN, Lisane BRISOLARA, Luigi CARRO. Gradual refinement for application-specific MPSoC design from Simulink model to RTL implementation[J]. Journal of Zhejiang University-SCIENCE A (Applied Physics & Engineering), 2009, 10(2): 151-164.
[3] Mohsen SANEEI, Ali AFZALI-KUSHA, Zainalabedin NAVABI. A low-power high-throughput link splitting router for NoCs[J]. Journal of Zhejiang University-SCIENCE A (Applied Physics & Engineering), 2008, 9(12): 1708-1714.
[4] Dong-ming LV, Pei-yong ZHANG, Dan-dan ZHENG, Xiao-lang YAN, Bo ZHANG, Li QUAN. A semi-custom design methodology for design performance optimization[J]. Journal of Zhejiang University-SCIENCE A (Applied Physics & Engineering), 2008, 9(4): 510-516.
[5] Xiao Zhi-bin, Liu Peng, Yao Ying-biao, Yao Qing-dong. Optimizing pipeline for a RISC processor with multimedia extension ISA[J]. Journal of Zhejiang University-SCIENCE A (Applied Physics & Engineering), 2006, 7(2 ): 24-.
[6] YAN Xiao-lang, YU Long-li, WANG Jie-bing. A front-end automation tool supporting design, verification and reuse of SOC[J]. Journal of Zhejiang University-SCIENCE A (Applied Physics & Engineering), 2004, 5( 9): 12-.