|
|
A front-end automation tool supporting design, verification and reuse of SOC |
YAN Xiao-lang, YU Long-li, WANG Jie-bing |
Institute of VLSI Design, Zhejiang University, Hangzhou 310027, China; C-Sky Microsystems, Hangzhou 310032, China |
|
|
Abstract This paper describes an in-house developed language tool called VPerl used in developing a 250 MHz 32-bit high-performance low power embedded CPU core. The authors showed that use of this tool can compress the Verilog code by more than a factor of 5, increase the efficiency of the front-end design, reduce the bug rate significantly. This tool can be used to enhance the reusability of an intellectual property model, and facilitate porting design for different platforms.
|
Received: 18 March 2003
|
|
|
Viewed |
|
|
|
Full text
|
|
|
|
|
Abstract
|
|
|
|
|
Cited |
|
|
|
|
|
Shared |
|
|
|
|
|
Discussed |
|
|
|
|