1 |
IWAI H. Materials and structures for future nano CMOS[C]// Nanotechnology Materials and Devices Conference. Jeju: IEEE, 2011: 14-18. DOI:10.1109/NMDC.2011.6155304
doi: 10.1109/NMDC.2011.6155304
|
2 |
YANG L A, LI Y, WANG Y, et al. Asymmetric quantum-well structures for AlGaN/GaN/AlGaN resonant tunneling diodes[J]. Journal of Applied Physics, 2016, 119(16): 164501. DOI:10.1063/1. 4948331
doi: 10.1063/1. 4948331
|
3 |
LI Z Q, TANG H L, LIU H T, et al. Improving the peak current density of resonant tunneling diode based on InP substrate[J]. Journal of Semiconductors, 2017, 38(6): 064005. DOI:10.1088/1674-4926/38/6/064005
doi: 10.1088/1674-4926/38/6/064005
|
4 |
HIROKAZU Y, MICHIHIKO S. Proposal of bow-tie antenna-integrated resonant tunneling diode transmitterutilizing relaxation oscillations and its application to short-distance wireless communications[J]. Journal of Infrared, Millimeter, and Terahertz Waves, 2018, 39(11): 1087-1111. DOI:10.1007/s10762-018-0518-y
doi: 10.1007/s10762-018-0518-y
|
5 |
PFENNING A, HARTMANN F, DIAS M R S, et al. Photocurrent-voltage relation of resonant tunneling diode photodetectors[J]. Applied Physics Letters, 2015, 107(8): 081004. DOI:10.1063/1.4929424
doi: 10.1063/1.4929424
|
6 |
SCHULMAN J N, SANTOS H J D L, CHOW D H. Physics-based RTD current-voltage equation[J]. IEEE Electron Device Letters, 1996, 17(5): 220-222. DOI:10.1109/55.491835
doi: 10.1109/55.491835
|
7 |
韦一, 沈继忠. 基于阈值逻辑的逻辑函数综合算法研究[J]. 电子与信息学报, 2011, 33(7): 1775-1778. DOI:10.3724/SP.J.1146.2010.01199 WEI Y, SHEN J Z. Research of logic function synthesis algorithm based on threshold logic[J]. Journal of Electronics and Information Technology, 2011, 33(7): 1775-1778. DOI:10.3724/SP.J.1146.2010.01199
doi: 10.3724/SP.J.1146.2010.01199
|
8 |
YAO M Q, YANG K, XU C Y, et al. Design of a novel RTD-based three-variable universal logic gate[J]. Frontiers of Information Technology and Electronic Engineering, 2015, 16(8): 694-699. DOI:10.1631/FITEE.1500102
doi: 10.1631/FITEE.1500102
|
9 |
WEI Y, SHEN J Z. Design of RTD-based programmable logic gate and its application[C]// The 2nd International Conference on Information Science and Engineering. Wuhan: IEEE, 2010: 1121-1123. DOI:10.1109/ICISE.2010.5689750
doi: 10.1109/ICISE.2010.5689750
|
10 |
BAI F, LI L P. An empirical I-V model of tunneling real-space transfer transistors for monostable-bistable transition logic element application[J]. International Journal of Numerical Modelling: Electronic Networks, Devices & Fields, 2016, 29(1): 77-82. DOI:10.1002/jnm.2047
doi: 10.1002/jnm.2047
|
11 |
QUINTANA J M, AVEDILLO M J, NUNEZ J, et al. Operation limits for RTD-based MOBILE circuits[J]. IEEE Transactions on Circuits & Systems Part I Regular Papers, 2009, 56(2): 350-363. DOI:10.1109/TCSI.2008.925943
doi: 10.1109/TCSI.2008.925943
|
12 |
AVEDILLO M J, QUINTANA J M, PETTENGHI H. Self-latching operation of MOBILE circuits using series-connection of RTDs and transistors[J]. IEEE Transactions on Circuits and Systems II: Express Briefs, 2006, 53(5): 334-338. DOI:10.1109/TCSII.2005.862280
doi: 10.1109/TCSII.2005.862280
|
13 |
DEY S, CHAKRABORTY V, MUKHOPADHYAY B, et al. Modeling of tunneling current density of GeC based double barrier multiple quantum well resonant tunneling diode[J]. Journal of Semiconductors, 2018, 39(10): 104003. DOI:10.1088/1674-4926/39/10/104003
doi: 10.1088/1674-4926/39/10/104003
|
14 |
WANG D, CHAUDHARI N S. An approach for construction of Boolean neural networks based on geometrical expansion[J]. Neurocomputing, 2004, 57(1): 455-461. DOI:10.1016/j.neucom.2003.11.004
doi: 10.1016/j.neucom.2003.11.004
|
15 |
SUTSKEVER I, VINYALS O, LE Q V. Sequence to sequence learning with neural networks[C]// Proceedings of the 27th International Conference on Neural Information Processing Systems. Canada: MIT Press, 2014: 3104-3112.
|
16 |
GRAY D L, MICHEL A N. A training algorithm for binary feedforward neural networks[J]. IEEE Transactions on Neural Networks, 1992, 3(2): 176-194. DOI:10.1109/72.125859
doi: 10.1109/72.125859
|
17 |
姚茂群,杨凯,许聪源, 等. 基于RTD可编程逻辑门的数字电路3层网络综合算法[J]. 浙江大学学报(理学版), 2016, 43(5): 567-572, 579. DOI:10.3785/j.issn.1008-9497.2016.05.013 YAO M Q, YANG K, XU C Y, et al. Three-layers network synthesis algorithm for digital circuits based on RTD programmable logic gates[J]. Journal of Zhejiang University (Sciences Edition), 2016, 43(5): 567-572, 579. DOI:10.3785/j.issn.1008-9497.2016.05.013
doi: 10.3785/j.issn.1008-9497.2016.05.013
|
18 |
KIM J H, PARK S K. The geometrical learning of binary neural networks[J]. IEEE Transactions on Neural Networks, 1995, 6(1): 237-47. DOI:10. 1109/72.363432
doi: 10. 1109/72.363432
|
19 |
PETTENGHI H, AVEDILLO M J, QUINTANA J M. Single phase clock scheme for mobile logic gates[J]. Electronics Letters, 2006, 42(24): 1382-1383. DOI:10.1049/el:20062393
doi: 10.1049/el:20062393
|
20 |
CHEN C C, CHEN H I, LIU I P, et al. Hydrogen sensing characteristics of a Pt/AlGaN/GaN heterostructure field-effect transistor (HFET) prepared by sensitization, activation, and electroless plating (EP) approaches[J]. Sensors and Actuators B(Chemical), 2015, 212(11): 127-136. DOI:10.1016/j.snb.2015. 02.012
doi: 10.1016/j.snb.2015. 02.012
|
21 |
冯杰. 基于RTD的三变量阈值电路设计及函数实现[D]. 杭州: 杭州师范大学, 2017. FENG J. Design of Three-Variable Threshold Circuit and Realization of Functions based on RTD[D]. Hangzhou: Hangzhou Normal University, 2017.
|