[1] CHEN J F, LEE J R, WU K M, et al. Offstate avalanchebreakdowninduced onresistance degradation in lateral DMOS transistors[J]. IEEE Electron Devices Letters, 2007, 28(11): 1033-1035. [2] MOENS P, VAN DEN B. Characterization of total safe operation area of lateral DMOS transistors [J]. IEEE Transactions on Device and Materials Reliability, 2006, 16(3): 349-357. [3] BRISBIN D, LINDORFER P, CHAPARALA P. Anomalous safe operating area and hot carrier degradation of NLDMOS devices[J]. IEEE Transactions on Device and Materials Reliability, 2006, 6(3): 364-370. [4] MOENS P, BOSCH D V, KEUKELEIRE C, et al. Hot hole degradation effects in lateral nDMOS transistors[J]. IEEE Transaction on Electron Devices,2004, 51(10): 1704-1710. [5] WU K M, CHEN J F, SU Y K, et al. Anomalous reduction of hotcarrierinduced onresistance degradation in ntype DEMOS transistors[J]. IEEE Transactions on Device and Materials Reliability, 2006, 6(3): 371-376. [6] MARBELL M N. CHEREPKO N, SHWANG S V, et al. Effects of dummy gate on breakdown and degradation of LDMOSFETs[J]. IEEE Transactions on Device and Materials Reliability, 2008, 8(1): 193-202. [7] MOENS P, BOSCH D V, GROESENEKEN G. Hotcarrier degradation phenomena in lateral and vertical DMOS transistors[J]. IEEE Transaction on Electron Devices, 2004, 51(4): 623-628. [8] CHEN J F, LEE J R, WU K M, et al. Mechanism and improvement of onresistance degradation induced by avalanche breakdown in lateral DMOS transistors [J]. IEEE Transactions on Electron Devices, 2008, 55(8): 2259-2262. |