航空航天技术 |
|
|
|
|
抗单粒子翻转的高可靠移位寄存器设计 |
苏梦瑶, 陈旭斌, 邱仅朋, 王志宇, 刘家瑞, 陈华, 尚永衡,刘东栋, 郁发新 |
浙江大学 航空航天学院,浙江 杭州 310027 |
|
Design of highly reliable single event upset hardened shift register |
SU Meng yao, CHEN Xu bin, QIU Jin peng, WANG Zhi yu, LIU Jia rui,CHEN Hua, SHANG Yong heng, LIU Dong dong, YU Fa xin |
School of Aeronautics and Astronautics, Zhejiang University, Hangzhou 310027, China |
引用本文:
苏梦瑶, 陈旭斌, 邱仅朋, 王志宇, 刘家瑞, 陈华, 尚永衡,刘东栋, 郁发新. 抗单粒子翻转的高可靠移位寄存器设计[J]. 浙江大学学报(工学版), 10.3785/j.issn.1008-973X.2016.04.026.
SU Meng yao, CHEN Xu bin, QIU Jin peng, WANG Zhi yu, LIU Jia rui,CHEN Hua, SHANG Yong heng, LIU Dong dong, YU Fa xin. Design of highly reliable single event upset hardened shift register. JOURNAL OF ZHEJIANG UNIVERSITY (ENGINEERING SCIENCE), 10.3785/j.issn.1008-973X.2016.04.026.
链接本文:
http://www.zjujournals.com/eng/CN/10.3785/j.issn.1008-973X.2016.04.026
或
http://www.zjujournals.com/eng/CN/Y2016/V50/I4/792
|
[1] WISSEL L, HEIDEL D F, GORDON K P, et al. Flip flop upsets from single event transients in 65 nm clock circuits [J]. IEEE Transactions on Nuclear Science, 2009, 56(6): 3145-3151.
[2] NARASIMHAM B, AMUSAN O A, BHUVA B L, et al. Extended SET pulses in sequential circuits leading to increased SE vulnerability [J]. IEEE Transactions on Nuclear Science, 2009, 55(6): 3077-3081.
[3] MARU A, SHINDOU H, EBIHARA T, et al. DICE based flip flop with SET pulse discriminator on a 90 am bulk CMOS process [J]. IEEE Transactions on Nuclear Science, 2010, 57(6): 3602-3608.
[4] CLERC S, GASIOT G, GLORIEUX R. Integrated circuit elementary cell with a low sensitivity to external disturbances: US, 8497701[P]. 20130730.
[5] YAMAMOTO R, HAMANAKA C, FURUTA J, et al. An area efficient 65 nm radiation hard dual modular flip flop to avoid multiple cell upsets [J]. IEEE Transactions on Nuclear Science, 2011, 58(6): 3053-3059.
[6] HENTSCHKE R, MARQUES F, KIMA F, et al. Analyzing area and performance penalty of protecting different digital modules with Hamming code and triple modular redundancy[C]∥15th Symposium on Integrated Circuits and System Design. Porto Alegre:\[s.n.], 2002: 95-100.
[7] DASGUPTA S, WITULSKI A F, BHUVA B L, et al. Effect of well and substrate potential modulation on single event pulse shape in deep submicron CMOS [J]. IEEE Transactions on Nuclear Science, 2007, 54(6): 2407-2412.
[8] IROM F, NGUYEN D N. Single event effect characterization of high density commercial NAND and NOR nonvolatile flash memories [J]. IEEE Transactions on Nuclear Science, 2007, 54(6): 2547-2553.
[9] GASPARD N, JAGANNATHAN S, DIGGINS Z, et al. Technology scaling comparison of flip flop heavy ion single event upset cross sections [J]. IEEE Transactions on Nuclear Science, 2013, 60(6): 4368-4373.
[10] LILJA K, BOUNASSER M, WEN S, et al. Single event performance and layout optimization of flip flops ion a 28 nm bulk technology [J]. IEEE Transactions on Nuclear Science, 2013, 60(4): 2782-2788.
[11] 李盛峰,李斌,郑学仁.BSIM3v3模型关键参数提取的研究[J].微电子学与计算机,2008, 25(7): 116-118.
LI Sheng feng, LI Bin, ZHENG Xue ren. Study of key parameter extractions from BSIM3v3 [J]. Microelectronics and Computer, 2008, 25(7): 116-118.
[12] 宋凝芳,朱明达,潘雄,等.SRAM型FPGA单粒子效应试验研究[J].宇航学报, 2012, 33(6): 836-842.
SONG Ning fang, ZHU Ming da, PAN Xiong, et al. Experimental study of single event effects in SRAM based FPGA [J]. Journal of Astronautics, 2012,33(6): 836-842.
[13] SCHMIDT A G, FREMCJ M. Fast lossless image compression with radiation hardening by hardware/software co design on platform FPGAs [C]∥ Proceedings of the IEEE 24th International Conference on Application Specific Systems, Architectures and Processors. USA: IEEE, 2013: 103-106.
[14] SHIRAZI M S, MORRIS B, SELVARAJ H. Fast FPGA based fault injection tool for embedded processors [C]∥ Proceedings of the 14th International Symposium on Quality Electronic Design. Santa Clara: [s. n.], 2013: 476-480.
[15] PORTELA G M, LINDOSO A, ENTRENA L, et al. Evaluating the effectiveness of a software based technique under SEEs using FPGA based fault injection approach [J]. Journal of Electronic Testing, 2012,28(6): 777-789.
[16] CHIELLE E, BARTH R S, LAPOLLI A C, et al. Configurable tool to protect processors against SEE by software based detection techniques [C]∥ Proceedings of the 13th Latin American Test Workshop. American: [s. n.], 2012: 1-6. |
|
Viewed |
|
|
|
Full text
|
|
|
|
|
Abstract
|
|
|
|
|
Cited |
|
|
|
|
|
Shared |
|
|
|
|
|
Discussed |
|
|
|
|