Please wait a minute...
J4  2010, Vol. 44 Issue (11): 2148-2153    DOI: 10.3785/j.issn.1008973X.2010.11.018
电气工程     
基于测试向量相容的编码压缩方法
万民永1,潘赟1,2,张宇弘1,严晓浪1
1.浙江大学 超大规模集成电路研究所,浙江 杭州 310027;2.浙江大学 信息与电子工程学系,浙江 杭州 310027
Compression method based on test vector compatibility
WAN Min-yong1, PAN Yun1,2, ZHANG Yu-hong1, YAN Xiao-lang1
1.Institute of VLSI Design, Zhejiang University, Hangzhou 310027,China;
2.Department of Information Science and Electronic Engineering, Zhejiang University, Hangzhou 310027, China
 全文: PDF  HTML
摘要:

为进一步提高测试数据压缩率,提出一种新的编码压缩方法(FDR-BC).根据测试集中向量间相同位置绝大部分相容的情况,把相容位个数最多的向量划分为一组并合并为一个向量,不相容的位赋值1.用FDR-BC对合并后的向量编码.对分组内向量的个数、不相容位的个数以及不相容位上的值进行编码得到组头编码.解码器结构由输入控制部分和解码部分组成,输入控制部分将编码存储,解码时可以重复利用.解码部分解码的同时移入编码,很大程度上缩短了测试时间.针对ISCAS89基准电路测试向量集的实验结果表明,用FDRBC方法进行压缩,相比FDR方法压缩,压缩率平均提升了19.95%.

Abstract:

 To improve the compression ratio of test data further, a new method of frequency directed run length based on compatibility (FDR-BC) is proposed. Test vectors that have most compatible bits are grouped and merged together by assigning “1” to incompatible bits. The merged test vector is encoded with FDR-BC. The numbers of test vectors, incompatible bits, and the values of incompatible bits in the group are encoded to make up the group head code. The decoder architecture consists of input control circuit and decoding circuit. The input control circuit stores the code to reuse. And the decoding circuit can decode and shift the code in simultaneously, which shorten the test time greatly. The experiment we did with the test vector set of the ISCAS-89 benchmark circuit, using the FDR-BC method we proposed, shows that the average compression ratio is increased by 19.95% compared to FDR method.

出版日期: 2010-12-23
:  TP 391.76  
基金资助:

 国家自然科学基金资助项目(60720106003);国家科技重大专项资助项目(2009ZX01030001002).

通讯作者: 潘赟, 男,讲师.     E-mail: panyun@vlsi.zju.edu.cn
作者简介: 万民永(1983-),男,河南开封人,博士生,从事集成电路测试及可测试性设计研究.E-mail:wanmy@vlsi.zju.edu.cn
服务  
把本文推荐给朋友
加入引用管理器
E-mail Alert
RSS
作者相关文章  

引用本文:

万民永,潘赟,张宇弘,严晓浪. 基于测试向量相容的编码压缩方法[J]. J4, 2010, 44(11): 2148-2153.

WAN Min-yong, PAN Yun, ZHANG Yu-hong, YAN Xiao-lang. Compression method based on test vector compatibility. J4, 2010, 44(11): 2148-2153.

链接本文:

http://www.zjujournals.com/eng/CN/10.3785/j.issn.1008973X.2010.11.018        http://www.zjujournals.com/eng/CN/Y2010/V44/I11/2148

[1] KOENEMANN B.LFSRcoded test patterns for scan designs [C]∥Proceedings of European Test Conference. Muni ch:VDEVerlag,1991:237-242.
[2] HELLEBRAND S,TARNICK S,RAJSKI J, et al. Generation of vector patterns through reseeding of multiplepolynomial linear feedback shift register [C]∥Proceedings of International Test Conference. Baltimore, MD∶IEEE ,1992:120-129.
[3] KRISHNA C V,JAS A,TOUBA N A .Test vector encoding using partial LFSR reseeding [C]∥Proceedings of International Test Conference. Baltimore, MD: IEEE, 2001: 885-893.
[4] JAS A,DASTIDAR J G,TOUBA N A . Scan vector compre ssion/decompression using statistical coding [C]∥Proceedings of the 17th IEEE VLSI Test Symposium . Dana Point, California: IEEE ,1999:114-120.
[5] CHANDRA A,CHAKRABARTY K . System-on-a-Chip test data compression and decompression architectures based on Golomb codes [J].IEEE Transactions on CAD of Integrated Circuits and System,2001,20(3):355-368.
[6] CHANDRA A,CHAKRABARTY K. Frequency-directed run-length(FDR) codes of with application to system-on-a-chip test data compression [C]∥Proceedings of the 19th IEEE VLSI Testing Symposium . Washington D C:IEEE ,2001:42-47.
[7] ELMALEH A,ALABAJI R. Extended frequency-directed run-length codes with improved application to system-on-a-C-hip test data compression [C]∥Proceedings of International Conference Electronics, Circuits and System. Dubrovnik, Croatia:IEEE,2002:449-452.
[8] WUERTENBERGER A,TAUTERMANN C S.HELLEBR AND S.A hybrid coding strategy for optimized test data compression [C]∥Proceedings of International Test Conferenc e. Charlotte, NC,USA:IEEE ,2003:451-459.
[9] 梁华国,蒋翠云.基于交替与连续长度码的有效测试数据压缩和解压[J].计算机学报,2004,27(4):549-554.
LIANG Huaguo, JIANG Cuiyun . Efficient test data compress ion and decompression based on alternation and run length codes  [J].Chinese Journal of Computers,2004,27(4):548-554.
[10] 李国亮,冯建华,崔小乐. 基于PTIDR编码的测试数据压缩算法[J]. 计算机辅助设计与图形学学报,2008,20(2):161-166.
LI Guoliang, FENG Jianhua, CUI Xiaole. A test set compression algorithm based on PTIDR code [J]. Journal of Computer Aided Design & Computer Graphics,2008,20 (2):161-166.
[11] JAS A,TOUBA N A. Test vector decompression via cyclical scan chains and its application to testing corebased designs [C]∥Proceedings of International Test Conference. Washington, DC:IEEE,1998:458-464.
[12] 张念,梁华国,祝沈财,等.基于分组共享种子和位翻转的测试数据压缩方法[J].合肥工业大学学报,2008,31(8):1176-1180.
ZHANG Nian, LIANG Huaguo, ZHU Shencai, et al. Test data compression based on grouping of share seeds and bitflipping [J].Journal of Hefei University of Technology,2008,31 (8):1176-1180.
[13] LEE J,TOUBA N A .Combining linear and nonlinear test vector compression using correlationbased rectangular encod ing [C]∥Proceedings of the 24th IEEE VLSI Test Symposium. Berkeley, California: IEEE ,2006:252-257.
[14] 欧阳一鸣,肖祝红,梁华国.数据块前相容标记码的测试数据压缩方法[J].计算机辅助设计与图形学学报,2007,19(8):986-990.
OUYANG Yiming, XIAO Zhuhong, LIANG Huaguo. A test data compression method of forecompatible marked codes of data blocks [J].Journal of Computer Aided Design & Computer Graphics,2007,19(8):986-990.
[15] ELMALEH A H. Efficient test compression technique based on block merging [J].Computers & Digital Techniques, IET,2008,2(5):327-335.
[16] 韩银和,李晓维,徐勇军,等.应用VariableTail编码压缩的测试资源划分方法[J].电子学报,2004,32(8):1346-1350.
HAN Yinhe, LI Xiaowei, XU Yongjun, et al. Test res ource partitioning using VariableTail code [J].Acta Electronic Sinica, 2004,32(8):1346-1350.

No related articles found!