Please wait a minute...
J4  2013, Vol. 47 Issue (6): 957-968    DOI: 10.3785/j.issn.1008-973X.2013.06.005
全励, 程爱莲, 潘赟, 丁勇, 严晓浪
浙江大学 超大规模集成电路设计研究所,浙江 杭州 310027
Bypassed channels based differentiated service implementation method for network-on-chip
QUAN Li, CHENG Ai-lian, PAN Yun, DING Yong, YAN Xiao-lang
Institute of VLSI Design, Zhejiang University, Hangzhou 310027, China
 全文: PDF  HTML



An efficient quality-of-service (QoS) method for network-on-chip was proposed to meet the low latency and low jitter transmission requirements of real-time applications in MPSoC (multiprocessing system-on-chip). The method utilizes pre-applying and dynamic scheduling mechanism to appropriately make use of bypass channels in routers. It allocates resources and handles conflicts sensibly according to communication tasks’ requirements and priorities. Concretely, the mechanism for low latency transmission service uses flexible bypass and specific virtual channels to forward latency critical messages as soon as possible, while the mechanism for low jitter transmission service employes virtual channel reservation and adaptive routing algorithm to maintain successive transmission and low latency variation of jitter critical messages. Experimental results showed that the average delay of latency-critical messages was reduced by 41% and the average latency difference of burst data was reduced by 39%, compared to the conventional QoS method which only based on priority and specific virtual channel. Thus the proposed method can provide high-quality differentiated service for QoC applications.

出版日期: 2013-11-22
:  TP 302  


通讯作者: 严晓浪,男,教授,博导.     E-mail:
作者简介: 全励(1981—),男,博士生,从事多核片上通信架构研究
E-mail Alert


全励, 程爱莲, 潘赟, 丁勇, 严晓浪. 基于旁路通道的片上网络差别型服务实现方法[J]. J4, 2013, 47(6): 957-968.

QUAN Li, CHENG Ai-lian, PAN Yun, DING Yong, YAN Xiao-lang. Bypassed channels based differentiated service implementation method for network-on-chip. J4, 2013, 47(6): 957-968.


[1] DALLY W J, TOWLES B. Route packets, not wires: on-chip interconnection networks [C]∥ Proceeding of the 38th Conference on Design Automation. Las Vegas, USA: ACM, 2001: 684-689.

[2] LI Bin, ZHAO Li, IYER R, et al. CoQoS: Coordinating QoS-aware shared resources in NoC-based SoCs [J]. Journal of Parallel and Distributed Computing, 2011, 71(5): 700-713.

[3] PASRICHA S, DUTT N. On-Chip Communication architectures: system on chip interconnect [M]. Burlington, USA: Morgan Kaufmann Publishers, 2008.

[4] RADULESCU A, DIELISSEN J, PESTANA S, et al. An efficient on-chip NI offering guaranteed services, shared-memory abstraction, and flexible network configuration [J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2005, 24(1): 4-16.

[5] MILLBERG M, NILSSON E, THID R, et al. Guaranteed bandwidth using looped containers in temporally disjoint networks within the nostrum network on chip [C]∥ Design, Automation and Test in Europe, 2004. Paris, France: IEEE Computer Society, 2004: 890-895.

[6] BJERREGAARD T, SPARSO J. A router architecture for connection-oriented service guarantees in the MANGO clockless network-on-chip [C]∥ Design, Automation and Test in Europe, 2005. Munich, Germany: IEEE Computer Society, 2005: 1226-1231.

[7] WEBER W, CHOU J, SWARBRICK I, et al. A quality-of-service mechanism for interconnection networks in system-on-chips [C]∥ Design, Automation and Test in Europe, 2005. Munich, Germany: IEEE Computer Society, 2005: 1232-1237.

[8] BOLOTIN E, CIDON I, GINOSAR R, et al. QNoC: QoS architecture and design process for network on chip [J]. Journal of Systems Architecture: the EUROMICRO Journal, 2004, 50(2): 105-128.

[9] KUMAR A, PEH L S, KUNDU P, et al. Express virtual channels: towards the ideal interconnection fabric. [C]∥ International Symposium on Computer Architecture 2007. San Diego, California, USA: ACM, 2007: 150-161.

[10] KUMAR A, KUNDU P, SINGH A P, et al. A 4.6T bits/s 3.6 GHz Single-cycle NoC Router with a Novel Switch Allocator in 65 nm CMOS [C]∥ 25th International Conference on Computer Design. Lake Tahoe, USA: IEEE, 2007: 63-70.

[11] LING Xin, CHOY C S. A Low-latency NoC Router with Lookahead Bypass [C]∥ Proceedings of 2010 IEEE International Symposium on Circuits and Systems. Paris, France: IEEE, 2010: 3981-3984.

[12] LI Zheng, WU Jie, SHANG Li, et al. Latency criticality aware On-Chip Communication [C]∥ Design, Automation and Test in Europe, 2009. Nice, France: IEEE Computer Society, 2009: 1052-1057.

[13] MURALI S, BENINI L, MICHELI G D. Mapping and physical planning of networks-on-chip architectures with quality-of-service guarantees [C]∥ Proceedings of the 2005 Asia and South Pacific Design Automation Conference. New York, USA: ACM, 2005: 27-32.

[14] PEH L S, DALLY W J. A delay model and speculative architecture for pipelined router [C]∥ Proceedings of the 7th International Symposium on High-Performance Computer Architecture. Monterrey, Mexico: IEEE Computer Society, 2001: 255-266.

[15] CHIU G M. The odd-even turn model for adaptive routing [J]. IEEE Transactions on Parallel and Distributed Systems, 2000, 11(7): 729-738.

[16] HU Jing-cao. Worm_sim Simulator-a cycle accurate simulator for Networks-on-Chip [EB/OL]. [2012-01-01]. http:∥

[17] MULLINS R. Netmaker [EB/OL]. [2012-01-01]. http:∥

[1] 叶霞,辛愿,刘勇,刘鹏. 基于媒体数字信号处理器的流预取机制[J]. J4, 2014, 48(2): 268-278.
[2] 曹晓阳, 潘赟, 严晓浪, 宦若虹. 低面积-时间复杂度的离散余弦变换脉动结构[J]. J4, 2011, 45(4): 656-659.