Please wait a minute...
浙江大学学报(工学版)
J4  2011, Vol. 45 Issue (3): 486-494    DOI: 10.3785/j.issn.1008-973X.2011.03.015
电气工程     
基于XML Schema的细粒度SoC设计复用方法
孟昕,沈海斌,严晓浪
浙江大学 超大规模集成电路研究所,浙江 杭州 310027
An XML Schema based fine-grained SoC reuse methodology
 MENG Xin, SHEN Hai-bin, YAN Xiao-lang
Institute of VLSI Design, Zhejiang University, Hangzhou 310027, China
 全文: PDF  HTML
摘要：

针对传统的基于模块复用的SoC可复用设计方法学在面对结构复用或抽象内容复用时效率低、设计迭代代价高的缺陷,提出基于XML Schema的细粒度设计复用方法（FGRX）,扩充了传统可复用设计方法学,通过分析现有设计把更小的逻辑结构、代码片段和抽象内容吸纳为可复用对象,并基于可复用对象构建设计原语集和复用规则集.FGRX用XML Schema对原语集和复用规则集完成形式化定义,同类设计或同一产品线中的类似芯片设计描述在原语级以XML格式完成.利用XML Validator自动构建基于复用规则集的原语级描述校验器,对设计描述完成静态结构检查.利用XSLT设计转换规则,把由可复用对象组成的原语级设计描述转换成各种标准格式的设计文件,并在转换过程中实现细致的语义检查,进一步校验模型描述.以一个实际应用具体讨论了FGRX的应用过程,实际应用结果证明：FGRX能充分复用现有工作成果、高效可靠地完成同类模块的设计或同一产品线中同类芯片的开发、大规模精简描述代码、减少设计者重复劳动的工作量以及提升工作效率.
Abstract:

Traditional module based reuse methodology for SoC design has low efficiency and high iterationcost  when faced with reuse of structure and abstract contents. This work proposed a  fine-grained reusable design methodology based on XML schema（FGRX） as an extension to traditional methodology. Smaller logic blocks, code snippets and abstract contents are abstracted as reusable objects through analysis of existingdesign, which can be further used to construct a primitive set. Inter-dependencies between abstract reusable objects are organized in reusing rules set. Primitive set and reusing rule set are formally defined using XML schema. Similar designs are described at primitive level in XML format, which is statically validated by a checker that is automatically generated by XML validator according to the defined XML schema. Translation rules are defined in XSLT to translate primitive design description into other standard design file formats. Detailed semantic checks are implemented in XSLT to thoroughly validate design. FGRX and its application were discussed in detail via a case study. FGRX was used in  several chip development projects and proven helpful to maximize the reuse of existing design, simplify the development of similar module or chips in same product line, get significant code reduction, and improve team efficiency.
出版日期: 2012-03-16
:  TN 402  
基金资助:

国家“863”高技术研究发展计划资助项目（2005AA1Z1260）；国家自然科学基金资助项目（60720106003）.
通讯作者: 沈海斌，男，副教授.     E-mail: shb@vlsi.zju.edu.cn
作者简介: 孟昕（1981-），男，浙江临安人，博士生，从事数字超大规模集电路设计研究工作.E-mail: mengxin@vlsi.zju.edu.cn
服务　　
把本文推荐给朋友
加入引用管理器
E-mail Alert
RSS
作者相关文章　　

引用本文:

孟昕,沈海斌,严晓浪. 基于XML Schema的细粒度SoC设计复用方法[J]. J4, 2011, 45(3): 486-494.

MENG Xin, SHEN Hai-bin, YAN Xiao-lang. An XML Schema based fine-grained SoC reuse methodology. J4, 2011, 45(3): 486-494.

链接本文:

http://www.zjujournals.com/eng/CN/10.3785/j.issn.1008-973X.2011.03.015    或    http://www.zjujournals.com/eng/CN/Y2011/V45/I3/486

［1］ VLIST E V D. XML Schema ［M］. Sebastopol, CA: OReilly Media, Inc., 2002．
［2］ DUCKETT J, OZU N, WILLIAMS K, et al. Professional XML Schemas ［M］. Hoboken, NJ: Wrox, 2001．
［3］ KAY M. XSLT 2.0 and XPath 2.0 Programmer's reference ［M］. 4th ed. Hoboken, NJ: Wrox, 2008．
［4］ KAY M. XSLT Programmers reference ［M］. 2nd ed .Hoboken, NJ: Wrox, 2002．
［5］ TENNISON J. XSLT and XPath on the edge ［M］. Hoboken, NJ: Wiley, 2001．
［6］ KEATING M, BRICAUD P. Reuse Methodology manual for systemonachip designs ［M］. New York: Springer, 1998．
［7］ IEEE std 18002007IEEE standard for systemverilog: unified hardware design, specification and verification language ［S］. ［S.l.］: IEEESA Board of Governors/Corporate Advisory Group, 2007.

［8］ IEEE std 13642005IEEE Standard for verilog hardware description language ［S］. ［S.l.］:IEEE Computer Society/Design Automation 2005.
［9］ IEEE std 10761987 IEEE standard VHDL language reference manual［S］. ［S.l.］:IEEE Computer Society/Design Automation，1988.
［10］ DAVIS B T, MUDGE T. A Verilog preprocessor for representing datapath components ［C］∥ Proceedings  IEEE International Verilog HDL Conference. Santa Clara, CA, USA∶IEEE, 1995:90-98．
［11］ BILLAUER E. Perilog ［CP/OL］. 20020904. http://billauer.co.il/perlilog.html．
［12］ YAN X, YU L, WANG J. A frontend automation tool supporting design, verification and reuse of SOC［J］. Journal of Zhejiang University: SCIENCE, 2004, 5(9): 1103-1105．
［13］ SPIVEY G. EP3: an extensible Perl preprocessor ［C］∥ Proceedings  IEEE International Verilog HDL Conference. Santa Clara, CA, USA:IEEE, 1998:106-113．
［14］ JAMES J, ERIC B. Verischemelog: verilog embedded in scheme ［C］∥ Proceedings of 2nd conference on Domainspecific Languages. Austin, Texas, United States: ACM, 1999:123-134.
［15］ FOWLER M, BECK K, BRANT J, et al. Refactoring: improving the design of existing code ［M］. Des Moines, IA: AddisonWesley, 1999．
［16］ OSCI. Open SystemC Initiative ［CP/OL］. ［20090904］. http:∥www.systemc.org．
［17］ BHASKER J. A SystemC Primer ［M］. 2 nd ed. Allentown, PA: Star Galaxy Publishing, 2004．
［18］ LAMPORT L. LaTeX: a document preparation system ［M］. 2nd ed .Des Moines, IA: AddisonWesley, 1994．
［19］ PCISIG, PCI express base specification revision 10a［S］. Beaverton:PCISIG,2003.
［20］ SYNCRO. oXygen XML Editor and XSLT debugger ［CP/OL］. ［2008-09-04］. http:∥www.oxygenxml.com．
［21］ SYNOPSYS. Register abstraction layer user guide ［M］. Mountain View, CA: Synopsys, Inc., 2006．
[1] 孟昕, 沈海斌, 严晓浪. 基于数据流的SoC性能建模方法及实现[J]. J4, 2011, 45(2): 314-322.
[2] 孟昕, 沈海斌, 严晓浪. MetaHDL: 面向自动推断和参数追踪硬件描述域特定语言[J]. J4, 2010, 44(6): 1079-1085.