Please wait a minute...
浙江大学学报(工学版)
浙江大学学报(工学版)
优秀论文推荐     
面向非写分配高速缓存的一致性协议及实现
修思文1, 黄凯1, 余慜1, 谢天艺1, 葛海通2, 严晓浪1
1. 浙江大学 超大规模集成电路研究所,浙江 杭州 310027；2. 杭州中天微系统有限公司,浙江 杭州 310027
Cache coherence protocol and implementation for multiprocessors with no-write-allocate caches
XIU Si-wen1, HUANG Kai1, YU Min1, XIE Tian-yi1, GE Hai-tong2, YAN Xiao-lang1
1. Institute of VLSI Design, Zhejiang University, Hangzhou 310027, China; 2. Hangzhou C-SKY Microsystems Co., Ltd, Hangzhou 310027,  China
 全文: PDF(2294 KB)  
摘要：

针对现有的高速缓存一致性协议应用在基于写回、非写分配缓存的多核处理器的缺点,提出一种新颖的基于写干涉的一致性协议,并加以硬件实现.采用写干涉协议,处理器产生写缺失操作时,可以把数据直接写到系统中其他处理器有效的该高速缓存行中；支持“脏数据”的延迟回写和缓存间的数据拷贝;且系统中只要存在有效的被请求的缓存行就可以提供数据，避免不必要的共享存储器访问.实验结果表明,该文提出的写干涉协议与MOESI协议相比,显著减少对共享存储器的访问,提高整个系统性能,同时大幅降低动态功耗.
关键词： 多核处理器;  高速缓存一致性协议;  写干涉;  非写分配    
Abstract:

Against the disadvantages of existing cache coherence protocols for write-back and no-write-allocate caches, a novel write intervention based protocol was proposed and hardware implemented. Taking advantage of this protocol, in some cases the data can be directly written to the peer caches when write miss occurs, Furthermore, both delayed write-back mechanism of dirty data and cache-to-cache copy are supported. And the requested data can be provided as long as there is at least one valid corresponding cache line, avoiding the unnecessary access of the shared memory. Experimental results show that, in comparison to MOESI protocol, the proposed protocol can significantly reduce the accesses of the shared memory, save the dynamic power consumption and power consumption, and improve  the performance of the whole system.
Key words: no-write allocate    multiprocessor    cache coherence protocol    write intervention
出版日期: 2014-09-30
:  TN 47  
基金资助:

国家科技重大专项基金资助项目（2009ZX01030-001-002）；国家自然科学基金资助项目（61100074）.
通讯作者: 黄凯,男,副教授     E-mail: huangk@vlsi.zju.edu
作者简介: 修思文（1985—）,男,博士生,主要研究方向为多核处理器设计.Email: xiusw@vlsi.zju.edu.cn
服务　　
把本文推荐给朋友
加入引用管理器
E-mail Alert
RSS
作者相关文章　　
修思文
余慜
严晓浪
葛海通
黄凯
谢天艺

引用本文:

修思文, 黄凯, 余慜, 谢天艺, 葛海通, 严晓浪. 面向非写分配高速缓存的一致性协议及实现[J]. 浙江大学学报(工学版), 10.3785/j.issn.1008-973X.2014.08.000.

XIU Si-wen, HUANG Kai, YU Min, XIE Tian-yi, GE Hai-tong, YAN Xiao-lang. Cache coherence protocol and implementation for multiprocessors with no-write-allocate caches. JOURNAL OF ZHEJIANG UNIVERSITY (ENGINEERING SCIENCE), 10.3785/j.issn.1008-973X.2014.08.000.

链接本文:

http://www.zjujournals.com/xueshu/eng/CN/10.3785/j.issn.1008-973X.2014.08.000    或    http://www.zjujournals.com/xueshu/eng/CN/Y2014/V48/I9/1

［1］ ZHOU X, YU C, DASH A, et al. Application-aware snoop filtering for low-power cache coherence in embedded multiprocessors ［J］. ACM Transactions on Design Automation of Electronic Systems (TODAES), 2008, 13(1): 16: 116: 25.
［2］ CRAWFORD S E, DEMARA R F. Cache coherence in a multiport memory environment ［C］∥ Proceedings of the First International Conference on Massively Parallel Computing Systems. Ischia: IEEE, 1994: 632-642.
［3］ STENSTROM P. A survey of cache coherence schemes for multiprocessors ［J］. Computer, 1990, 23(6): 12-24.
［4］ HENNESSY J L, PATTERSON D A. Computer architecture: a quantitative approach, Fourth Edition ［M］. Amsterdam: Elsevier, 2007: 208-284.
［5］ LEVERICH J, ARAKIDA H, SOLOMATNIKOV A, et al. Comparing memory systems for chip multiprocessors ［J］. ACM SIGARCH Computer Architecture News, 2007, 35(2): 358-368.
［6］ JANG Y J, RO W W. Evaluation of cache coherence protocols on multi-core systems with linear workloads ［C］ ∥ ISECS International Colloquium on Computing, Communication, Control, and Managemen. Sanya: IEEE, 2009: 342-345.
［7］ YI K, RO W, GAUDIOT J. Importance of coherence protocols with network applications on multi-Core processors ［J］. IEEE Transactions on Computers, 2013, 62(1): 615.
［8］ LI J M, LIU W J, JIAO P. A new kind of cache coherence protocol with sc-cache for multiprocessor ［C］∥ 2010 2nd International Workshop on Intelligent Systems and Applications (ISA). Wuhan: IEEE, 2010: 15.
［9］ KAXIRAS S, ROS A. Efficient, snoopless, system-on-chip coherence ［C］∥ SOC Conference (SOCC). Niagara Falls, NY : IEEE, 2012: 230-235.
［10］ HACKENBERG D, MOLKA D, NAGEL W E. Comparing cache architectures and coherency protocols on x86-64 multicore SMP systems ［C］∥ Proceedings of the 42Nd Annual IEEE/ACM International Symposium on microarchitecture. New York: IEEE, 2009: 413-422.
［11］ PONG F, DUBOIS M. Formal automatic verification of cache coherence in multiprocessors with relaxed memory models ［J］. IEEE Transactions on Parallel and Distributed Systems, 2000, 11(9): 989-1006.
［12］ C-SKY Microsystems Co., Ltd. CK600 Introduction ［EB/OL］.［2014-01-11］. http:∥www.c-sky.com/downdisp.php？aid=72
［13］ Micron Technology, Inc. MT48LC32M16A2 datasheet ［EB/OL］.［2014-01-11］. http:∥www.micron.com/～/media/Documents/Products/Data%20Sheet/DRAM/512Mb_sdr.pdf
［14］ Embedded Microprocessor Benchmark Consortium. MultiBenchTM 1.0 Benchmark Software ［EB/OL］. ［2014-01-11］. http:∥www.eembc.org/benchmark/multi_sl.php
[1] 修思文, 黄凯, 余慜, 谢天艺, 葛海通, 严晓浪. 面向非写分配高速缓存的一致性协议及实现[J]. 浙江大学学报(工学版), 2015, 49(2): 351-359.
[2] 刘加海,杨茂林. 基于多核处理器平台的公平调度算法[J]. J4, 2011, 45(9): 1566-1570.