Please wait a minute...
浙江大学学报(工学版)
J4  2013, Vol. 47 Issue (7): 1225-1231    DOI: 10.3785/j.issn.1008-973X.2013.07.014
通信工程、自动化技术     
低电源电压超低功耗Delta-Sigma调制器
赵津晨,赵梦恋,吴晓波
浙江大学 超大规模集成电路设计研究所,浙江 杭州 310027
Low voltage ultra-low power delta-sigma modulator
ZHAO Jin-chen, ZHAO Meng-lian, WU Xiao-bo
Institute of VLSI Design, Zhejiang University, Hangzhou 310027, China
 全文: PDF 
摘要：

为了在低电源电压约束下实现delta-sigma模数转换器（ADC）的低功耗与高精度设计,提出基于开关型运放以及新颖DWA技术的delta-sigma调制器.其中的开关型运放仅工作于半周期相位,可以在低于1 V的电源电压下正常工作,节省了系统功耗.调制器的积分器采用运放分享技术,以降低硬件开销.采用双向循环移位数据加权平均（DCS-DWA）技术,在抑制调制回路中匹配单元误差引起的非线性失真的同时消除了与输入信号相关的寄生音调,提高系统分辨率.提出的delta-sigma调制器在SMIC 0.18 μm 1P6M工艺下流片,动态范围与峰值SNDR分别达94.6和92.5 dB,芯片面积为0.72 mm2.在0.9 V电源电压下,测得系统功耗仅为56 μW,品质因数（FoM）低至34.2 fJ/c-step.结果表明,预期的主要设计目标均已实现．
关键词：  ;  超低功耗设计;  数据转换器;  delta-sigma 调制器;  运算放大器(op-amp)    
Abstract:

 A switched-opamp (SO) based delta-sigma modulator with novel data weighted averaging (DWA) technique was presented in order to achieve a high resolution low power consumption delta-sigma analog-to-digital converter (ADC) under the constraint of low supply voltage. The proposed SO structure operated only during a half clock phase under a sub-1 V supply voltage, which effectively reduced the power consumption of the system. The opamp-shared technique was applied to save the hardware overhead. Due to the use of dual cycle shift data weighted averaging (DCS-DWA) technique, the nonlinear distortion caused by units mismatch in the feedback loop of the modulator was removed without introducing signal-dependent tones, so that the resolution of the system could be improved. The proposed delta-sigma modulator was implemented in a SMIC 0.18 μm 1P6M process. The measured dynamic range and peak signal to noise and distortion ratio (SNDR) were 94.6 dB and 92.5 dB, respectively, and the core area of the modulator was 0.72 mm2. The total power consumption was 56 μW when a 0.9 V supply voltage was provided, and the figure-of-merit (FoM) was only 34.2 fJ/c-step. The measurement results showed that the expected specifications were achieved．
Key words: ultra-low power design    data converter    delta-sigma modulator    operational amplifier (op-amp)
出版日期: 2013-08-15
:  TN 453  
基金资助:

 国家自然科学基金资助项目(60906012)；浙江省自然科学基金资助项目（LY13F040001）.
通讯作者: 赵梦恋，女，副教授．     E-mail: zhaoml@vlsi.zju.edu.cn
作者简介: 赵津晨(1985-)，男，博士生，从事低功耗混合信号芯片设计研究．E-mail: zhaojc@vlsi.zju.edu.cn
服务　　
把本文推荐给朋友
加入引用管理器
E-mail Alert
RSS
作者相关文章　　

引用本文:

赵津晨,赵梦恋,吴晓波. 低电源电压超低功耗Delta-Sigma调制器[J]. J4, 2013, 47(7): 1225-1231.

ZHAO Jin-chen, ZHAO Meng-lian, WU Xiao-bo. Low voltage ultra-low power delta-sigma modulator. J4, 2013, 47(7): 1225-1231.

链接本文:

http://www.zjujournals.com/xueshu/eng/CN/10.3785/j.issn.1008-973X.2013.07.014    或    http://www.zjujournals.com/xueshu/eng/CN/Y2013/V47/I7/1225

［1］ SANSEN W, STEYAERT M, PELUSO V, et al. Toward sub-1-V analog integrated circuits in submicron standard CMOS technologies ［C］∥ Proceedings of IEEE International Solid-State Circuit Conference. San Francisco: IEEE, 1998: 186-187．
［2］ FIORENZA J K, SEPKE T, HOLLOWAY P, et al. Comparator-based switched-capacitor circuits for scaled CMOS technologies ［J］. IEEE Journal of Solid-State Circuits, 2006, 41(12): 2658-2668．
［3］ CHAE Y, LEE I, HAN G. Low voltage, low power, inverter-based switched-capacitor delta-sigma modulator ［J］. IEEE Journal of Solid-State Circuits, 2009, 44(2): 458-472．
［4］ NORSWORTHY S R, SCHREIER R, TEMES G C. Delta-sigma data converters:theory, design, and simulation ［M］. New York: IEEE Press, 1997．
［5］ BAIRD R T, FIEZ T S. Improved ΔΣ DAC linearity using data weighted averaging ［C］∥ Proceedings of the 1995 IEEE International Symposium on Circuits and Systems. Seattle: IEEE, 1995: 13-16．
［6］ MA X, XU J, WU X. Dual cycle shift data-weighted averaging technique for multi-bit sigma-delta modulators ［C］∥ IEEE International Conference of Electron Devices and Solid-State Circuits. Xian: IEEE, 2009: 174-177．
［7］ SILVA J, MOON U, STEENSGAARD J, et al. Wideband low-distortion delta-sigma ADC topology ［J］. IEE Electronics Letters, 2001, 37(12): 737-738．
［8］ CHEUNG V, LUONG H. A 09 V 05 μW CMOS single-switched-op-amp signal-conditioning system for pacemaker applications ［C］∥ IEEE International Solid-State Circuit Conference Digest of Technical Papers. San Francisco: IEEE, 2003: 408-503．
［9］ RAZAVI B. Design of analog CMOS integrated circuits ［M］. New York: McGraw Hill, 2001．
［10］ WANG H, ZHAO M, WU X, et al. 09 V 58 μW 92 dB SNDR audio ΔΣ modulator with high efficiency low noise switched-opamp and novel DWA technique ［J］. IEE Electronics Letters, 2011, 47(4): 237-239．
［11］ YANG Y, CHOKHAWALA A, ALEXANDER M, et al. A 114-dB 68-mW chopper-stabilized stereo multibit audio ADC in 562 mm ［J］. IEEE Journal of Solid-State Circuits, 2003, 38(12):2061-2068．
［12］ YAO L, STEYAERT M, SANSEN W. A 1-V 140-μW 88-dB audio sigma-delta modulator in 90-nm CMOS ［J］. IEEE Journal of Solid-State Circuits, 2004, 39(11): 1809-1818.
［13］ KIM M G, AHN G, HANUMOLU K, et al. A 09V 92dB double-sampled switched-RC SD audio ADC ［C］∥ Symposium on VLSI Circuits Digest of Technical Papers. ［S. l.］: IEEE, 2006: 160-161．
［14］ ROH J, BYUN S, CHOI Y, et al. A 09-V 60-μW 1-bit fourth-order delta-sigma modulator with 83-dB dynamic range ［J］. IEEE Journal of Solid-State Circuits, 2008, 43(2): 361-370．
［15］ PARK H, NAM K, SU D K, et al. A 07-V 870-μW digital-audio CMOS sigma-delta modulator ［J］. IEEE Journal of Solid-State Circuits, 2008, 44(4): 1078-1088．
［16］ KUO C, SHI D, CHANG K. A low-voltage fourth-order cascade delta-sigma modulator in 018-μm CMOS ［J］. IEEE Transaction on Circuits and Systems I, Regular Papers, 2010, 57(9): 450-461．
[1] 张俊红, 张玉声, 王健, 徐喆轩, 胡欢, 赵永欢. 考虑热机耦合的排气歧管多目标优化设计[J]. 浙江大学学报(工学版), 2017, 51(6): 1153-1162.
[2] 任迪, 万健, 殷昱煜, 周丽, 高敏. 基于贝叶斯分类的Web服务质量预测方法研究[J]. 浙江大学学报(工学版), 2017, 51(6): 1242-1251.
[3] 宋瑞祥, 张庆国, 于海敬, 徐丽, 施悯悯. 遥感数据的城市不透水面估算及增温效应[J]. 浙江大学学报(工学版), 2017, 51(5): 1051-1056.
[4] 李静, 王哲. 似平面应力条件下混凝土的变形特性[J]. 浙江大学学报(工学版), 2017, 51(4): 745-751.
[5] 蒋鑫龙, 陈益强, 刘军发, 忽丽莎, 沈建飞. 面向自闭症患者社交距离认知的可穿戴系统[J]. 浙江大学学报(工学版), 2017, 51(4): 637-647.
[6] 李明, 刘扬, 唐雪松. 疲劳裂纹的跨尺度分析[J]. 浙江大学学报(工学版), 2017, 51(3): 524-531.
[7] 张捷, 肖新标, 王瑞乾, 金学松. 高速列车铝型材声振特性测试及等效建模[J]. 浙江大学学报(工学版), 2017, 51(3): 545-553.
[8] 李晓东, 祝跃飞, 刘胜利, 肖睿卿. 基于权限的Android应用程序安全审计方法[J]. 浙江大学学报(工学版), 2017, 51(3): 590-597.
[9] 苏星, 王慧泉, 金仲和. 实时高可靠综合电子系统的逻辑架构设计[J]. 浙江大学学报(工学版), 2017, 51(3): 628-636.
[10] 潜龙昊, 胡士强, 杨永胜. 多节双八面体变几何桁架臂逆运动学解析算法[J]. 浙江大学学报(工学版), 2017, 51(1): 75-81.
[11] 张伟, 胡友德, 郑立荣. 基于频率可调驻波振荡器的芯片时钟系统设计[J]. 浙江大学学报(工学版), 2017, 51(1): 168-176.
[12] 谢罗峰, 徐慧宁, 黄沁元, 赵越, 殷国富. 应用双树复小波包和NCA-LSSVM检测磁瓦内部缺陷[J]. 浙江大学学报(工学版), 2017, 51(1): 184-191.
[13] 刘海宾, 王勇, 马鹏磊, 谢玉东. 基于平行式振荡翼系统参数耦合分析[J]. 浙江大学学报(工学版), 2017, 51(1): 153-159.
[14] 厉文榜,方梦祥,岑建孟,肖平,时正海,山石泉,王勤辉,骆仲泱. K-Fe复合催化剂对煤半焦气化速率与产物的影响[J]. 浙江大学学报(工学版), 2016, 50(9): 1746-1751.
[15] 江衍铭,郝偌楠,蔡文柄. 台湾洪水预报进展及模型实务应用[J]. 浙江大学学报(工学版), 2016, 50(9): 1784-1790.