Please wait a minute...
浙江大学学报(工学版)
J4  2014, Vol. 48 Issue (2): 348-353    DOI: 10.3785/j.issn.1008-973X.2014.02.024
    
High speed address translation method based on the memory access region attribute
WANG Rong-hua, MENG Jian-yi, CHEN Zhi-jian, YAN Xiao-lang
Institute of VLSI Design, Zhejiang University, Hangzhou 310027, China
Download:   PDF(1012KB) HTML
Export: BibTeX | EndNote (RIS)      

Abstract  

To accelerate the speed of virtual/physical address translation in system-level binary translation, a high speed address translation method based on the memory access region attribute was proposed. Memory access instructions of different region was identified in the translation state and corresponding optimization algorithm for different memory region was implemented. Compiling based translation algorithm was adopted for instruction and data region. Consistency page translation algorithm was adopted for stack region. The results of running powerstone on the QEMU emulator shows that the address translation process in execute state decreases by 1%-65% and the total executed cycle decreases by 11% to 38%.

Published: 01 February 2014
CLC:  TP 314  
  TN 332  
Service
E-mail this article
Add to my bookshelf
Add to citation manager
E-mail Alert
RSS
Articles by authors
Cite this article:

WANG Rong-hua, MENG Jian-yi, CHEN Zhi-jian, YAN Xiao-lang. High speed address translation method based on the memory access region attribute. J4, 2014, 48(2): 348-353.

URL:

http://www.zjujournals.com/eng/10.3785/j.issn.1008-973X.2014.02.024     OR     http://www.zjujournals.com/eng/Y2014/V48/I2/348


基于访问区域特征的高速地址翻译方法

针对系统级二进制翻译器在虚拟/物理地址转换中出现的性能瓶颈问题,提出一种基于指令、数据和堆栈等访问区域特征的快速地址转换方法.该方法在翻译态时识别不同区域的内存访问指令,并根据区域特征采取不同的优化算法,对于指令区域和数据区域采用编译时地址转换算法,对于堆栈区域采用连续页面映射算法.在开源高速指令模拟器QEMU上运行嵌入式CPU测试基准程序PowerStone.结果表明,运行态地址转换过程减少了1%~65%,运行态执行周期数减少了11%~38%.

［1］ ALTMAN E R, EBCIOGLU K, GSCHWIND M, et al. Advances and future challenges in binary translation and optimization ［J］. Proceedings of the IEEE, 2001, 89(11): 1710-1722.
［2］ CHERNOFF A, HERDEG M, HOOKWAY R, et al. FX!32: A profile-directed binary translator ［J］. IEEE Micro, 1998, 18(2): 56-64.

［3］ ZHENG C, THOMPSON C. PA-RISC to IA-64: transparent execution, no recompilation ［J］. Computer, 2000, 33(3): 47-52.
［4］ BELLARD F, QEMU. A fast and portable dynamic translator ［C］∥ Proceedings of the annual conference on USENIX Annual Technical Conference. Anaheim, CA:［s. n.］, 2005: 4141.
［5］ MAGNUSSON P, WERNER B. Efficient memory simulation in SimICS ［C］∥ Proceedings of the 28th Annual Simulation Symposium. Phoenix, Arizona: IEEE Computer Society Press, 1995: 62-73.
［6］ DEHNERT J C, GRANT B K, BANNING J P, et al., The transmeta code morphing&trade|software: using speculation, recovery, and adaptive retranslation to address real-life challenges ［C］∥ Proceedings of the international Symposium on Code Generation and Optimization: Feedback-directed and Runtime Optimization. San Francisco California: \
[s. n.\], 2003: 15-24.
［7］ EBCIOGLU K, ALTMAN E R. DAISY: dynamic compilation for 100% architectural compatibility ［J］. Sigarch Comput. Archit. News, 1997, 25(2): 26-37.
［8］ KONDOH G, KOMATSU H. Dynamic binary translation specialized for embedded systems ［C］∥ Proceedings of the 6th ACM SIGPLAN/SIGOPS International Conference on Virtual Execution Environments. Pittsburgh, Pennsylvania: \
[s. n\]. 2010: 157166.
［9］ BARAZ L, DEVOR T, ETZION O, et al., IA-32 Execution layer: a two-phase dynamic translator designed to support IA-32 applications on Itanium-based systems ［C］∥ Proceedings of the 36th Annual IEEE/ACM International Symposium on Microarchitecture. San Diego: CAIEEE Computer Society Press, 2003: 191.
［10］ C-SKY. 32-bit high performance and low power embedded processor ［EB/OL］. ［2012-08-01］. http:∥www.c-sky.com.
No related articles found!