［1］ KETCHEN M B, BHUSHAN M, COSTRINI G. Addressable arrays implemented with one metal level for MOSFET and resistor variability characterization ［C］∥ IEEE International Conference on Microelectronic Test Structures. New York: IEEE, 2009: 13-18．
［2］ MIZUMURA A, SUZUKI T, ARIMA T, et al. A study of variation in characteristics and subthreshold humps for 65-nm SRAM using newly developed SRAM cell array test structure［C］∥ IEEE International Conference on Microelectronic Test Structures. Atsugi: IEEE, 2008: 8-10．
［3］ HAFKEMEYER K M, DOMDEY A, SCHROEDER D, et al. Array test structure for ultra-thin gate oxide degradation issues［C］∥ IEEE International Conference on Microelectronic Test Structures. New York: IEEE, 2009: 85-90．
［4］ TIAN Weidong, STEINMANN P, BEACH E, KHAN I, et al. Mismatch characterization of a high precision resistor array test structure［C］ ∥ IEEE International Conference on Microelectronic Test Structures. Atsugi: IEEE, 2008: 11-16．
［5］ RIGAUD F, PORTAL J M, AZIZA H, et al. Mixed test structure for soft and hard defect detection［C］∥ IEEE International Conference on Microelectronic Test Structures. Atsugi: IEEE, 2008: 52-55．
［6］ DOMDEY A, HAFKEMEYER, K M, SCHROEDER D, et al. Reliability analysis of gate dielectrics by applying array test structures and automated test systems ［J］. NORCHIP, 2009, 15．
［7］ DOONG K Y, BORDELON T J, HUNG Lien-Jung, et al. Field-configurable test structure array (FC-TSA): enabling design for monitor, model, and manufacturability ［J］. Semiconductor Manufacturing, IEEE Transactions, 2008, 21（ 2）: 169-179．
［8］ SMITH B, ARRIORDAZ A, KOLAGUNTA V, et al. A novel biasing technique for addressable parametric arrays ［J］. Semiconductor Manufacturing, IEEE Transactions , 2009, 22 （1）: 134-145．
［9］ HESS C, SQUCCIARINI M, SHIA Yu, et al. High density test structure array for accurate detection and localization of soft fails［C］∥ IEEE International Conference on. Microelectronic Test Structures. Atsugi: IEEE, 2008: 131-136．
［10］ KARTHIKEYAN M, GASASIRA A, FOX S, et al, Development and use of small addressable arrays for process window monitoring in 65nm manufacturing［C］∥ IEEE International Conference on Microelectronic Test Structures. Tokyo: IEEE, 2007: 135-139．
［11］ YAMAMOTO M, ENDO H, Masuda H, et al. Development of a large-scale TEG for evaluation and analysis of yield and variation［J］. IEEE Transactions on Semiconductor Manufacturing, 2004, 17（2）: 111-122．
［12］ SHIBUYA A, MORI S, KUSAKABE T, et al. Quantitative evaluation of line width roughness-effect on mosfet electrical properties using a large array test structure ［C］∥ International Symposium on VLSI Technology, Systems and Applications. Hsinchu, Taiwan: IEEE, 2007: 12.
［13］ PAN Weiwei, REN Jie, ZHENG Yongjun, et al. Using NMOS transistors as switches for accuracy and area-efficiency in large-scale addressable test array ［C］∥ 12th International Symposium on Quality Electronic Design.  Santa Clara, California: IEEE, 2011: 16．
［14］ GABRYS A, GREIG W, WEST A J, et al. Highly automated test chip layout and test plan development for parametric electrical test［C］∥ IEEE International Conference on Microelectronic Test Structures. Atsugi, Japan: IEEE, 2008: 96-100．
［15］ ZHANG Bo, PAN Wei, ZHENG Yong-jun, et al. A fully automated large-scale addressable test chip design with high reliability［C］∥ 20th European Conference on. Circuit Theory and Design .Linkoping, Sweden: IEEE, 2011: 61-64．