Please wait a minute...
浙江大学学报(工学版)
J4  2011, Vol. 45 Issue (2): 314-322    DOI: 10.3785/j.issn.1008-973X.2011.02.019
    
SoC performance modeling methodology and implementation based
on transaction dataflow
MENG Xin, SHEN Hai-bin, YAN Xiao-lang
Institute of VLSI Design, Zhejiang University, Hangzhou 310027, China
Download:   PDF(0KB) HTML
Export: BibTeX | EndNote (RIS)      

Abstract  

Traditional modeling method based on module descriptions is neither accurate nor flexible and also expansive in design iteration. A transaction dataflow based performance modeling(TBPM) methodology for SoC was proposed with data flow specification, resource allocation, performance parameter annotation, and arbitration algorithm specification. The TBPM methodology was implemented by a C++ generic library named TDFLib containing SystemC timing controlling mechanism, and a domain specific language named PML to describe SoC performance model. The PML source code could be used to generate C++ code that includes TDFLib API call, and then the C++ code was compiled and linked with reusable simulation framework to construct an executable model.  Cycle-accurate simulation was performed with this model under control of SystemC kernel, and all runtime status was dumped into MySQL database for post analysis. A experiment demonstrated that the TBPM methodology can improve efficiency of architectural design and analysis.

Published: 17 March 2011
CLC:  TN 402  
Service
E-mail this article
Add to my bookshelf
Add to citation manager
E-mail Alert
RSS
Articles by authors
Cite this article:

MENG Xin, SHEN Hai-bin, YAN Xiao-lang. SoC performance modeling methodology and implementation based
on transaction dataflow. J4, 2011, 45(2): 314-322.

URL:

http://www.zjujournals.com/eng/10.3785/j.issn.1008-973X.2011.02.019     OR     http://www.zjujournals.com/eng/Y2011/V45/I2/314


基于数据流的SoC性能建模方法及实现

针对传统基于模块描述建模方法在性能估算和验证的精确性、灵活性和设计迭代方面的不足,围绕资源分配、性能参数标注和仲裁算法指定等,提出基于事务数据流的系统芯片(SoC)性能建模方法.该方法通过加入SystemC的时序控制机制的TDFLib的C++泛型库,以及描述SoC系统模型的性能建模语言(PML)的域特定语言来实现.PML源文件可生成包含TDFLib调用的C++代码,再经过编译并与可复用仿真程序框架链接得到可执行的系统性能分析模型.该模型在SystemC内核控制下进行周期精确的仿真,运行结果保存在MySQL数据库中.结果表明该性能建模方法能够提高架构设计与分析的效率.

［1］ LAZOWSKA E D, ZAHORJAN J, GRAHAM G S, et al. Quantitative system performance computer system analysis using queueing network models ［M］. New York: Prentice Hall, Inc., 1984: 1-137.
［2］ MIN W, LIU L, WEI X, et al. An analytical performance model of IPSAN ［C］∥ International Conference on Networking, Architecture, and Storage. Chongqing: IEEE, 2008: 255-262.
［3］ SMARKUSKY D, AMMAR R, ANTONIOS I, et al. Hierarchical performance modeling for distributed system architectures ［C］∥ Fifth IEEE Symposium on Computers and Communications. AntibesJuan les Pins: IEEE, 2000: 659-664.
［4］ PETRIU D, SHOUSHA C, JALNAPURKAR A. Architecturebased performance analysis applied to a telecommunication system  ［J］.  IEEE Transactions on Software Engineering, 2000, 26(11): 1049-1065.
［5］ NICOLA M, JARKE M. Performance modeling of distributed and replicated databases ［J］. IEEE Transactions on Knowledge and Data Engineering, 2000, 12(4): 645-672.
［6］ WALRATH J, VEMURI R, BRADLEY W. Performance verification using partial evaluation and interval analysis ［C］∥ European Design and Test Conference, Paris: IEEE, 1997:622-629.
［7］ WALRATH J, CHATHA S, VEMURI R, et al. Performance modeling and tradeoff analysis during rapid prototyping  ［C］∥ Proceedings of International Conference on Application Specific Systems, Architectures and Processors. Chicago: IEEE, 1996:313-322.
［8］ VEMURI R, MANDAYAM R, MEDURI V. Performance modeling using PDL ［J］. Computer,1996, 29: 44-53.
［9］ PEDRONI V A. Circuit design with VHDL ［M］. Cambridge, MA: The MIT Press, 2004:1-375.
［10］ IEEE std 10761987, IEEE standard VHDL language reference manual ［S］. Washington: IEEE Computer Society/Design Automation, 1988.
［11］ IEC 616901, Electronic design interchange format (EDIF) Version 3 0 0 \
[S\]. Washington: IEEE, 2000.
［12］ OSCI. Open SystemC Initiative \
[EB/OL\]. \
[2010119\]. http://www.systemc.org.
［13］ BHASKER J. A SystemC Primer, 2nd ed. ［M］. Allentown, PA: Star Galaxy Publishing, 2004.
［14］ OSCI. SystemC transaction level modeling \
[EB/OL\]. \
[2010-1-19\]. http://www.systemc.org/.
［15］ VUPPALA S, GRAY F G, ARMSTRONG J R. Methodology for VHDL performance model construction and validation  ［C］∥ Proceedings of Engineering New Century. Blacksburg: IEEE, 1997: 29-35.
［16］ PAUER E K, PETTIGREW M N, MYERS C S, et al. A performance modeling framework applied to real time infrared search and track processing ［C］∥ Proceedings of VHDL International Users’ Forum.  Arlington: IEEE, 1997:33-42.
［17］ BALASUBRAMANIAN P, GRAY F G. Interfacing VHDL performance models to algorithm partitioning tools［C］∥ Proceedings of Engineering New Century. Blacksburg: IEEE, 1997: 36-41.
［18］ ROSEN K H. Handbook of discrete and combinatorial mathematics, 2nd ed. ［M］. Boca Raton: Chapman & Hall/CRC, 2009.
［19］ MERNIK M, HEERING J, SLOANE A M. When and how to develop domainspecific languages ［J］. ACM Computing Surveys, 2005, 37(4): 316-344.
［20］ PAXSON V. Flex: the fast lexical analyzer \
[EB/OL\]. \
[1995-9-4\]. http://flex.sourceforge.net
［21］ DONNELLY C, STALLMAN R. BisonGNU parser generator \
[EB/OL\]. \
[2006-9-4\]. http://www.gnu.org/software/bison.
［22］ LIPPMAN S B, LAJOIE J. C++ Primer  ［M］. 潘爱民,张丽,译.北京: 中国电力出版社, 2002: 1-1033.
［23］ ALEXANDRESCU A. Modern C++ design: generic programming and design patterns applied ［M］. Des Moines, IA: AddisonWesley Professional, 2001: 1-352.
［24］ AUSTERN M H. Generic programming and the STL: using and extending the C++ standard template library ［M］. Des Moines, IA: AddisonWesley Professional, 1999: 1-548.
［25］ SIEK J, LEE LQ. The boost graph library \
[EB/OL\]. \
[2010-1-19\]. http://www.boost.org/doc/libs/1_38_0/libs/graph/doc/table_of_contents.html.
［26］ SIEK J G, LEE LQ, LUMSDAINE A. The boost graph library: user guide and reference manual ［M］. Des Moines, IA: AddisonWesley Professional, 2001: 1-352.
［27］ MICROSOFT. ODBC API reference \
[EB/OL\]. \
[2010-1-19\]. http://msdn.microsoft.com/enus/library/ms714562(VS.85).aspx.
［28］ TAHAGHOGHI S M M, WILLIAMS H. Learning MySQL  ［M］. Sebastopol, CA: O’Reilly Media, 2006: 1-618.
［29］ SUN. MySQL Connector/ODBC 5.1 \
[EB/OL\]. \
[2010-1-19\]. http://dev.mysql.com/downloads/connector/odbc/5.1.html.
［30］ GORHAM N. UnixODBC \
[EB/OL\]. \
[2010-1-19\]. http://www.unixodbc.org/.
［31］ JOY C, GRADMAN M. Database template library \
[EB/OL\]. \
[2010-1-19\]. http://dtemplatelib.sourceforge.net/.
［32］ LEWIS H R, PAPADIMITRIOU C H. Elements of the theory of computation, 2nd ed ［M］. New York: Prentice Hall, 1998: 1-361.
［33］ GRAPHVIZ. Graph Visualization software \
[EB/OL\]. \
[2010-1-19\]. http://www.graphviz.org/.
［34］ MILES R, HAMILTON K. Learning UML 2.0 ［M］. Sebastopol, CA: O’Reilly Media, 2006: 1-288.
[1] MENG Xin, SHEN Hai-bin, YAN Xiao-lang. An XML Schema based fine-grained SoC reuse methodology[J]. J4, 2011, 45(3): 486-494.
[2] MENG Cuan, CHEN Hai-Bin, YAN Xiao-Lang. MetaHDL: inference and parameter tracing oriented domainspecific language for hardware description[J]. J4, 2010, 44(6): 1079-1085.