［1］ CHOI J H, LEE J H, JEONG S W, et al. A low power TLB structure for embedded systems ［J］. Computer Architecture Letters, 2002, 1(1) : 3．
［2］ LIN Chisheng, CHANG Juichuan, LIU Binda. A lowpower precomputationbased fully parallel contentaddressable memory ［J］. IEEE Journal of SolidState Circuits, 2003, 38(4): 654-662．
［3］ KADAYIF I, SIVASUBRAMANIAM A, KANDEMIR M. Generating physical addresses directly for saving instruction TLB energy ［C］∥ Proceedings of the 35th Annual IEEE/ACM International Symposium on Microar chitecture. Istanbul: IEEE, 2002: 185-196．
［4］ LEE J H, PARK G H, PARK S B. A selective filterbank TLB system ［C］∥ Proceedings of the 2003 International Symposium on Low Power Electronics and Design. Seoul: IEEE, 2003: 312-317．
［5］ CHANG Yenjen. An ultra lowpower TLB design ［C］∥ Proceedings of the Conference on Design, Automation and Test in Europe. Munich: IEEE, 2006: 1-6．
［6］ MIN J H, LEE J H, JEONG S W. A selectively accessing TLB for high performance and lower power consumption ［C］∥ Proceedings of IEEE AsiaPacific Conference on ASIC. ［S.l.］: IEEE,2002: 45-48．
［7］ CHANG Yenjen, LAN Maofeng. Two new techniques integrated for energyefficient TLB design ［J］. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2007, 15(1): 13-23．
［8］ LEE J H, LEE J S, KIM S D. A dynamic TLB management structure to support different page sizes ［C］∥ Proceedings of the Second IEEE Asia Pacific Conference on ASICs.Korea: IEEE, 2000:299-302．
［9］ LEE J H, WEEMS C, KIM S D. Selective block buffering TLB system for embedded processors ［J］ Computers and Digital Techniques,2005, 152(4):507-516．
［10］ CSKY Microsystems. 32bit High Performance and Low Power Embedded Processor ［EB/OL］. 2003-07-10.http:∥www.c-sky.com．
［11］ 刘坤杰, 游海亮, 严晓浪, 等. 面向嵌入式应用的内存管理单元设计 ［J］. 浙江大学学报:工学版, 2007, 41(7): 1078-1082．
LIU Kunjie, YOU Hailiang, YAN Xiaolang, et al. Design of application specific embedded memory management unit ［J］. Journal of Zhejiang University: Engineering Science, 2007, 41(7): 1078-1082.