[1] DALLY W J, TOWLES B. Route packets, not wires: on-chip interconnection networks [C]∥ Proceeding of the 38th Conference on Design Automation. Las Vegas, USA: ACM, 2001: 684-689.
[2] LI Bin, ZHAO Li, IYER R, et al. CoQoS: Coordinating QoS-aware shared resources in NoC-based SoCs [J]. Journal of Parallel and Distributed Computing, 2011, 71(5): 700-713.
[3] PASRICHA S, DUTT N. On-Chip Communication architectures: system on chip interconnect [M]. Burlington, USA: Morgan Kaufmann Publishers, 2008.
[4] RADULESCU A, DIELISSEN J, PESTANA S, et al. An efficient on-chip NI offering guaranteed services, shared-memory abstraction, and flexible network configuration [J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2005, 24(1): 4-16.
[5] MILLBERG M, NILSSON E, THID R, et al. Guaranteed bandwidth using looped containers in temporally disjoint networks within the nostrum network on chip [C]∥ Design, Automation and Test in Europe, 2004. Paris, France: IEEE Computer Society, 2004: 890-895.
[6] BJERREGAARD T, SPARSO J. A router architecture for connection-oriented service guarantees in the MANGO clockless network-on-chip [C]∥ Design, Automation and Test in Europe, 2005. Munich, Germany: IEEE Computer Society, 2005: 1226-1231.
[7] WEBER W, CHOU J, SWARBRICK I, et al. A quality-of-service mechanism for interconnection networks in system-on-chips [C]∥ Design, Automation and Test in Europe, 2005. Munich, Germany: IEEE Computer Society, 2005: 1232-1237.
[8] BOLOTIN E, CIDON I, GINOSAR R, et al. QNoC: QoS architecture and design process for network on chip [J]. Journal of Systems Architecture: the EUROMICRO Journal, 2004, 50(2): 105-128.
[9] KUMAR A, PEH L S, KUNDU P, et al. Express virtual channels: towards the ideal interconnection fabric. [C]∥ International Symposium on Computer Architecture 2007. San Diego, California, USA: ACM, 2007: 150-161.
[10] KUMAR A, KUNDU P, SINGH A P, et al. A 4.6T bits/s 3.6 GHz Single-cycle NoC Router with a Novel Switch Allocator in 65 nm CMOS [C]∥ 25th International Conference on Computer Design. Lake Tahoe, USA: IEEE, 2007: 63-70.
[11] LING Xin, CHOY C S. A Low-latency NoC Router with Lookahead Bypass [C]∥ Proceedings of 2010 IEEE International Symposium on Circuits and Systems. Paris, France: IEEE, 2010: 3981-3984.
[12] LI Zheng, WU Jie, SHANG Li, et al. Latency criticality aware On-Chip Communication [C]∥ Design, Automation and Test in Europe, 2009. Nice, France: IEEE Computer Society, 2009: 1052-1057.
[13] MURALI S, BENINI L, MICHELI G D. Mapping and physical planning of networks-on-chip architectures with quality-of-service guarantees [C]∥ Proceedings of the 2005 Asia and South Pacific Design Automation Conference. New York, USA: ACM, 2005: 27-32.
[14] PEH L S, DALLY W J. A delay model and speculative architecture for pipelined router [C]∥ Proceedings of the 7th International Symposium on High-Performance Computer Architecture. Monterrey, Mexico: IEEE Computer Society, 2001: 255-266.
[15] CHIU G M. The odd-even turn model for adaptive routing [J]. IEEE Transactions on Parallel and Distributed Systems, 2000, 11(7): 729-738.
[16] HU Jing-cao. Worm_sim Simulator-a cycle accurate simulator for Networks-on-Chip [EB/OL]. [2012-01-01]. http:∥www.ece.cmu.edu/~sld/software/worm_sim.php.
[17] MULLINS R. Netmaker [EB/OL]. [2012-01-01]. http:∥www-dyn.cl.cam.ac.uk/~rdm34/wiki/index.php?title=Main_Page. |