自动化技术、电信技术 |
|
|
|
|
低面积-时间复杂度的离散余弦变换脉动结构 |
曹晓阳1, 潘赟1, 严晓浪1, 宦若虹2 |
1.浙江大学 超大规模集成电路设计研究所,浙江 杭州 310027; 2.浙江工业大学 计算机科学与技术学院,浙江 杭州 310023 |
|
Systolic structure for DCT with low area-time complexity |
CAO Xiao-yang1, PAN Yun1, YAN Xiao-lang1, HUAN Ruo-hong2 |
1. Institute of VLSI Design, Zhejiang University, Hangzhou 310027, China; 2. College of Computer Science
and Technology, Zhejiang University of Technology, Hangzhou 310023, China |
引用本文:
曹晓阳, 潘赟, 严晓浪, 宦若虹. 低面积-时间复杂度的离散余弦变换脉动结构[J]. J4, 2011, 45(4): 656-659.
CAO Xiao-yang, PAN Yun, YAN Xiao-lang, HUAN Ruo-hong. Systolic structure for DCT with low area-time complexity. J4, 2011, 45(4): 656-659.
链接本文:
http://www.zjujournals.com/eng/CN/10.3785/j.issn.1008-973X.2011.04.011
或
http://www.zjujournals.com/eng/CN/Y2011/V45/I4/656
|
[1] 方建,张丁,徐红,等.针对H.264去块滤波的实用结构设计[J].浙江大学学报:工学版,2008,42(3): 460-465.
FANG Jian, ZHANG Ding, XU Hong, et al. Implemented architecture design of deblocking filter for H.264 [J]. Journal of Zhejiang University: Engineering Science, 2008, 42(3): 460-465.
[2] RICHARDSON I E G.H.264 and MPEG4 video compression \ [M\]. \ [S.l.\]: Wiley, 2003.
[3] KUNG H T. Why systolic architectures [J]. IEEE Computer, 1982, 15(1): 37-46.
[4] CHANG Yutai, WANG Chinliang. A new fast DCT algorithm and its systolic VLSI implementation [J]. IEEE Transaction on Circuits and Systems II: Analog and Digital Signal Processing, 1997, 44(11): 959-961.
[5] CHENG Chao, PARHI K K. A novel systolic array structure for DCT [J]. IEEE Transaction on Circuits and Systems II: Express Briefs. 2005, 52(7): 366-369.
[6] MEHER P K, PATRA J C. A new convolutional formulation of discrete cosine transform for systolic implementation [C]∥ 6th International Conference on Information, Communications and Signal Processing. Singapore: \ [s.n.\], 2007.
[7] CHIPER D F. Novel systolic array design for discrete cosine transform with high throughput rate [C]∥1996 IEEE International Symposium on Circuits and Systems. Atlanta: IEEE, 1996: 746-749.
[8] MEHER P K. Systolic designs for DCT using a lowcomplexity concurrent convolutional formulation [J]. IEEE Transactions on Circuits and Systems for Video Technology, 2006, 16(9): 1041-1050.
[9] GUO J I, LIU C M, JEN C W. A new array architecture for primelength discrete cosine transform [J]. IEEE Transactions on Signal Processing, 1993, 41(1): 436-442.
[10] MEHER P K. Highly concurrent reducedcomplexity 2D systolic array for discrete Fourier transform [J]. IEEE Signal Processing Letters, 2006, 13(8): 481-484. |
|
Viewed |
|
|
|
Full text
|
|
|
|
|
Abstract
|
|
|
|
|
Cited |
|
|
|
|
|
Shared |
|
|
|
|
|
Discussed |
|
|
|
|