Please wait a minute...
浙江大学学报(工学版)
J4  2011, Vol. 45 Issue (3): 445-450    DOI: 10.3785/j.issn.1008-973X.2011.03.008
电气工程     
基于时延搜索的SRAM建立时间快速提取方法
黄雪维,张培勇,吕冬明,郑丹丹,严晓浪
浙江大学 超大规模集成电路设计研究所,浙江 杭州 310027
Fast setup time characterization of static random access memory
 based on search-delay
HUANG Xue-wei,  ZHANG Pei-yong,  LV Dong-ming,  ZHENG Dan-dan, YAN Xiao-lang
Institute of VLSI Design, Zhejiang University, Hangzhou 310027, China
 全文: PDF  HTML
摘要：

片上系统包含的嵌入式存储器数量在迅速增加,这需要高速的提取静态随机存储器(SRAM)时序的方法.传统的SRAM建立时间提取方法(search based for setup time, sbSetup)耗时过大,严重影响了定制电路SRAM的设计周期.针对该问题提出一种基于时延搜索的SRAM建立时间快速提取方法(search delay based for setup time, sdbSetup),该方法通过仿真影响建立时间的局部电路,并利用基于路径延时方法(delay based for setup time, dbSetup)来确定比较精确的时间窗,再运用二分迭代法来提取建立时间.该方法从减少仿真电路的规模和确定精确的时间窗两个方面来优化提取时间.仿真实验表明：与sbSetup方法相比,sdbSetup方法不仅能提供准确的建立时间,而且提取速度平均提高了60倍.
Abstract:

The amount of embedded memory in system-on-chip designs has been increasing rapidly, which demands faster and more accurate characterization of static random access memory （SRAM）  setup time. Traditional approach (search based for setup time, sbSetup) affects the time to market since the simulation consumes too much time. A novel methodology was proposed to characterize setup time for SRAM—sdbSetup(search-delay-based-setup-time). The methodology analyzes and extractes partial circuits that have great impact on setup time for simulation instead of the traditional entire circuit topology simulation approach, thereby determines more precise timing window for dichotomizing characterization of setup time based on the path delay calculation methodology. Moreover, this work characterized the setup time for SRAM, aside from an accurate setup time, sdbSetup also improves run-time 60 times comparing with the traditional approach．
出版日期: 2012-03-16
:     
基金资助:

国家自然科学基金资助项目(60720106003 )，中央高校基本科研业务费专项资金资助项目.
通讯作者: 张培勇，男，副教授.     E-mail: zhangpy@vlsi.zju.edu.cn
作者简介: 黄雪维（1984-），女，江西高安人，硕士生，主要从事集成电路设计与研究.E-mail: lisa-huang09@hotmail.com
服务　　
把本文推荐给朋友
加入引用管理器
E-mail Alert
RSS
作者相关文章　　

引用本文:

黄雪维,张培勇,吕冬明,郑丹丹,严晓浪. 基于时延搜索的SRAM建立时间快速提取方法[J]. J4, 2011, 45(3): 445-450.

HUANG Xue-wei, ZHANG Pei-yong, LV Dong-ming, ZHENG Dan-dan, YAN Xiao-lang. Fast setup time characterization of static random access memory
 based on search-delay. J4, 2011, 45(3): 445-450.

链接本文:

http://www.zjujournals.com/eng/CN/10.3785/j.issn.1008-973X.2011.03.008    或    http://www.zjujournals.com/eng/CN/Y2011/V45/I3/445

［1］ International Technology Roadmap for Semiconductors 2000 Edition (ITRS-2005) ［EB/OL］. 2001-10-02. http://www.itrs.net/Links/2000UpdateFinal/ORTC2000final.pdf.
［2］ VENKATRAMAN R, CASTAGNETTI R, KOBOZEVA O, et al. The design, analysis, and development of highly manufacturability 6T SRAM bitcells for SoC applications ［J］. Transactions on Electron Devices, 2005, 52(2): 218-226.
［3］ SUNDARESWARAN S, ABRAHAM J A, PANDA R, et al. Characterization of Sequential Cells for Constraint Sensitivities［C］∥ 2009 10th International Symposium on Quality of Electronic Design. California:［s.n.］,2009．
［4］ 李训根,罗小华,竺红卫,等.一种基于晶体管逻辑状态的电路简化方法 ［J］. 电路与系统学报,2006,11(3):80-82．
LI Xungen, LUO Xiaohua, ZHU Hongwei,et al. A new method of circuit reduction based on logic state of transistor ［J］. Journal of Circuits and Systems, 2006,11(3):80-82．
［5］ CHEN Tom, LOUDERBACK D, SUNADA G. Optimization of the number of levels of hierarchy in largescale hierarchical memory systems ［C］∥ Proceedings of the 1992 International Symposium on Circuits and Systems. San Diego：［s.n.］, 1992.
［6］ HIROSE T, KURIYAMA H, MURAKAMI S, et al. A 20ns 4Mb CMOS SRAM with hierarchical word decoding architecture ［J］. IEEE Journal of SolidState Circuits, 1990, 25(5): 1068-1074.
［7］ NAMBU H, KANCTANI K, YAMASAKI K, et al. A 18ns access, 550MHz,45–Mb CMOS SRAM［J］. IEEE J SolidState Circuit, 1998, 33 (11): 1650-1658.
［8］ MAI K, HO R, ALON E, et al. Architecture and circuit techniques for a 11GHz 16kb reconfigurable memory in 018μm CMOS［J］. IEEE Journal of SolidState Circuits, 2005,40(1):261-275．
［9］ AMRUTUT B S, HOROWITZ M A. Fast lowpower decoders for RAMs ［J］. IEEE J SolidState Circuits, 2001,36(10):1506-1515.
[1] 宁志华,何乐年,胡志成. 一种高压高可靠性开关电源控制芯片[J]. J4, 2014, 48(3): 377-383.
[2] 蒋湛,姚晓明,林兰芬. 基于特征自适应的本体映射方法[J]. J4, 2014, 48(1): 76-84.
[3] 陈迪仕 ,张宇,李平. 微小型无人直升机地面效应建模[J]. J4, 2014, 48(1): 154-160.
[4] 李林,陈家旺,顾临怡,王峰. 轴向柱塞泵/马达变量阀配流机构[J]. J4, 2014, 48(1): 29-34.
[5] 陈钊,余锋,陈婷婷. 基于日志结构的闪存均衡回收策略[J]. J4, 2014, 48(1): 92-99.
[6] 霍新新,褚金奎,韩冰峰,姚斐.  基于多个压电换能器的接口电路[J]. J4, 2013, 47(11): 2038-2045.
[7] 杨鑫,许端清,杨冰. 基于不规则性的并行计算方法[J]. J4, 2013, 47(11): 2057-2064.
[8] 王玉强,张宽地,陈晓东. 胶黏钢-混凝土组合梁的界面行为数值分析[J]. J4, 2013, 47(9): 1593-1598.
[9] 彭勇,徐小剑. 集料分布对沥青混合料劈裂强度影响数值分析[J]. J4, 2013, 47(7): 1186-1191.
[10] 崔何亮, 张丹, 施斌.  布里渊分布式传感的空间分辨率及标定方法[J]. J4, 2013, 47(7): 1232-1237.
[11] 金波,陈诚,李伟. 具有半球形足端的六足机器人步态修正算法[J]. J4, 2013, 47(5): 768-774.
[12] 伍晓榕,裘乐淼,张树有,孙良峰,郭传龙. 模糊语境下的复杂系统关联FMEA方法[J]. J4, 2013, 47(5): 782-789.
[13] 钟世英, 吴晓君, 蔡武军, 凌道盛, 蒋祝金, 王顺玉. 月面软着陆足垫水平拖曳模型试验装置研制[J]. J4, 2013, 47(3): 465-471.
[14] 袁幸,朱永生,张优云,洪军,祁文昌. 基于正反问题的滚动轴承损伤程度评估[J]. J4, 2012, 46(11): 1960-1967.
[15] 杨飞,朱株,龚小谨,刘济林. 基于三维激光雷达的动态障碍实时检测与跟踪[J]. J4, 2012, 46(9): 1565-1571.