[1] HSU C. Compiler-directed dynamic voltage and frequency scaling for cpu power and energy reduction
[D]. New Brunswick, New Jersay:Rutgers University, 2003.

[2] VENKATACHALAM V, FRANZ M. Power reduction techniques for microprocessor systems
[J]. ACM Computing Surveys, 2005, 37(3): 195-237.

[3] LAHIRI K, RAGHUNATHAN A, DEY S, et al. Battery-driven system design: a new frontier in low power design
[C]∥IEEE 3ed Proceeding of the ASP-DAC/7th Asia and South Pacific and the 15th International Conference on VLSI Design. Washington: IEEE, 2002: 261-267.

[4] MARTIN T. Balancing batteries, power, and performance: system issues in cpu speed-setting for mobile computing
[D]. Pennsylvania: University of Pittsburgh, 1999.

[5] KISTLER T, FRANZ M. Continuous program optimization: a case study
[J]. ACM Transaction on Program Lang System, 2003, 25(4): 500-548.

[6] QURESHI M K, PATT Y N. Utility-based cache partitioning: a low-overhead, high-performance, runtime mechanism to partition shared caches
[C]∥ 39th Annual IEEE/ACM International Symposium on Microarchitecture. Orlando: IEEE Computer Society, 2006.

[7] ZHUANG X, PANDE S. Power-efficient prefetching for embedded processors
[J]. ACM Transactions on Embedded Computing Systems (TECS), 2007, 6(1): Article No. 3.

[8] SYRACUSE K C, CLARK W D K. A statistical approach to domain performance modeling for oxyhalide primary lithium batteries
[C]∥Proceeding of Annual Battery Conference on Applications and Advances. Long Beach, CA, USA:
[s. n.], 1997.

[9] PEDRAM M, WU Q. Design considerations for battery-powered electronics
[C]∥Proceeding of Design Automation Conference. New Orleans, LA, USA: ACM, 1999: 861-866.

[10] RAKHMATOV D, VRUDHULA S B K. Time to failure estimation for batteries in portable systems
[C]∥Proceedings of the 2001 International Symposium on Low Power Electronics and Design. Huntington Beach: ACM, 2001: 88-91.

[11] LINDEN D. Handbook of batteries and fuel cells
[M]. New York: McGraw-Hill, 1984.

[12] DELALUZ V, KANDEMIR M, VIJAYKRISHNAN N, et al. Hardware and software techniques for controlling dram power modes
[J]. IEEE Transactions on Computers, 2001, 50 (11):1154-1173.

[13] IRANI S, SHUKLA S, GUPTA R. Online strategies for dynamic power management in systems with multiple power-saving states
[J]. Transaction on Embedded Computing System, 2003, 2(3):325-346.

[14] CAI L, LU Y H. Power reduction of multiple disks using dynamic cache resizing and speed control
[C]∥Proceedings of the 2006 International Symposium on Low Power Electronics and Design. Tegernsee, Bavaria, Germany: ACM, 2006.

[15] CHEN Tian-zhou, HUANG Jiang-wei, DAI Hong-jun. The dynamic power management for embedded system with poisson process
[J]. Journal of Zhejiang University:Science, 2005, 6(Suppl 1): 70-74.

[16] AYDIN H, MELHEM R, MOSSE D, et al. Determining optimal processor speeds for periodic real-time tasks with different power characteristics
[C]∥13th Euromicro Conference on Real-Time Systems (ECRTS 2001). Delft, The Netherlands: IEEE, 2001.

[17] BURD T, BRODERSEN R. Energy efficient CMOS microprocessor design
[C]∥28th Hawaii International Conference on System Sciences. Hawaii: IEEE, 1995.

[18] PERING T, BURD T, BRODERSEN R. Dynamic voltage scaling and the design of a low-power microprocessor system
[C]∥ Proceedings of the 25th Annual International Symposium on Computer Architecture. Barcelona, Spain: ACM, 1998.

[19] GOCHMAN S, RONEN R, ANATI I, et al. The Intel Pentium M processor: microarchitecture and performance
[J]. Intel Technology Journal, 2003,7(2):21-36.