Please wait a minute...
Journal of Zhejiang University-SCIENCE A (Applied Physics & Engineering)  2009, Vol. 10 Issue (8): 1223-1230    DOI: 10.1631/jzus.A0920160
Electrical & Electronic Engineering     
On-chip boost regulator with projected off- and on-time control
Xiao-ru XU, Meng-lian ZHAO, Xiao-bo WU
Institute of VLSI Design, Zhejiang University, Hangzhou 310027, China
Download:     PDF (0 KB)     
Export: BibTeX | EndNote (RIS)      

Abstract  The boost type power supplies are widely used in portable consumer electronics to step up the input voltage to adapt for the high voltage applications like light-emitting diode (LED) driving and liquid crystal display (LCD) biasing. In these applications, a regulator with small volume, fewer external components and high efficiency is highly desired. This paper proposes a projected off- and on-time boost control scheme, based on which a monolithic IC with an on-chip VDMOS with 0.2 Ω on-state resistance RDS-ON was implemented in 1.5 μm bipolar-CMOS-DMOS (BCD) process. A 12 V, 0.3 A boost regulator prototype is presented as well. With projected off-time and modulated on-time in continuous conduction mode (CCM), a quasi fixed frequency, which is preferred for ripple control, is realized. With projected on-time and modulated off-time in discontinuous conduction mode (DCM), pulse frequency modulation (PFM) operation, which is beneficial to light load efficiency improvement, is achieved without extra control circuitry. Measurement results show that an efficiency of 3% higher than that of a conventional method under 0.5 W output is achieved while a step load transient response comparable to that of current mode control is maintained as well.

Key wordsBoost regulator      Integrated circuits      Pulse frequency modulation      Projected off-time      Projected on-time     
Received: 19 March 2009     
CLC:  TN4  
  TN86  
Cite this article:

Xiao-ru XU, Meng-lian ZHAO, Xiao-bo WU. On-chip boost regulator with projected off- and on-time control. Journal of Zhejiang University-SCIENCE A (Applied Physics & Engineering), 2009, 10(8): 1223-1230.

URL:

http://www.zjujournals.com/xueshu/zjus-a/10.1631/jzus.A0920160     OR     http://www.zjujournals.com/xueshu/zjus-a/Y2009/V10/I8/1223

[1] Li-jia CHEN, Hua-feng ZHANG, Jin-fang ZHOU, Kang-sheng CHEN. Efficient design of rotary traveling wave oscillator array via geometric programming[J]. Journal of Zhejiang University-SCIENCE A (Applied Physics & Engineering), 2009, 10(12): 1815-1823.
[2] Mojtaba VALINATAJ, Siamak MOHAMMADI, Saeed SAFARI. Reliability assessment of networks-on-chip based on analytical models[J]. Journal of Zhejiang University-SCIENCE A (Applied Physics & Engineering), 2009, 10(12): 1801-1814.
[3] Xiao-yang DU, Shu-rong DONG, Yan HAN, Ming-xu HUO, Da-hai HUANG. Low-leakage diode-triggered silicon controlled rectifier for electrostatic discharge protection in 0.18-μm CMOS process[J]. Journal of Zhejiang University-SCIENCE A (Applied Physics & Engineering), 2009, 10(7): 1060-1066.
[4] Shervin VAKILI, Sied Mehdi FAKHRAIE, Siamak MOHAMMADI, Ali AHMADI. Low-cost fault tolerance in evolvable multiprocessor systems: a graceful degradation approach[J]. Journal of Zhejiang University-SCIENCE A (Applied Physics & Engineering), 2009, 10(6): 922-926.
[5] Dong-sheng LIU, Xue-cheng ZOU, Qiong YU, Fan ZHANG. New design of sense amplifier for EEPROM memory[J]. Journal of Zhejiang University-SCIENCE A (Applied Physics & Engineering), 2009, 10(2): 179-183.
[6] Wei-feng LÜ, Mi LIN, Ling-ling SUN. The most robust design for digital logics of multiple variables based on neurons with complex-valued weights[J]. Journal of Zhejiang University-SCIENCE A (Applied Physics & Engineering), 2009, 10(2): 184-188.
[7] Yao YUE, Chun-ming ZHANG, Hai-xin WANG, Guo-qiang BAI, Hong-yi CHEN. Stochastic individual predicate/transition nets[J]. Journal of Zhejiang University-SCIENCE A (Applied Physics & Engineering), 2009, 10(2): 165-171.
[8] Yong-ping DAN, Xue-cheng ZOU, Zheng-lin LIU, Yu HAN, Li-hua YI. High-performance hardware architecture of elliptic curve cryptography processor over GF(2163)[J]. Journal of Zhejiang University-SCIENCE A (Applied Physics & Engineering), 2009, 10(2): 301-310.
[9] Kai HUANG, Xiao-lang YAN, Sang-il HAN, Soo-ik CHAE, Ahmed A. JERRAYA, Katalin POPOVICI, Xavier GUERIN, Lisane BRISOLARA, Luigi CARRO. Gradual refinement for application-specific MPSoC design from Simulink model to RTL implementation[J]. Journal of Zhejiang University-SCIENCE A (Applied Physics & Engineering), 2009, 10(2): 151-164.
[10] Jian-ying PENG, Xiao-lang YAN, De-xian LI, Li-zhong CHEN. A parallel memory architecture for video coding[J]. Journal of Zhejiang University-SCIENCE A (Applied Physics & Engineering), 2008, 9(12): 1644-1655.
[11] Mohsen SANEEI, Ali AFZALI-KUSHA, Zainalabedin NAVABI. A low-power high-throughput link splitting router for NoCs[J]. Journal of Zhejiang University-SCIENCE A (Applied Physics & Engineering), 2008, 9(12): 1708-1714.
[12] Yu-ping LIAN, Yan HAN, Ming-xu HUO, Jin-long CHEN, Yan ZHANG. Design and FPGA verification of a novel reliable real-time data transfer system[J]. Journal of Zhejiang University-SCIENCE A (Applied Physics & Engineering), 2008, 9(10): 1406-1410.
[13] Hai CHEN, Meng-lian ZHAO, Xiao-bo WU, Xiao-lang YAN. Multi-mode controller IC for soft-switched flyback converter with high efficiency over the entire load range[J]. Journal of Zhejiang University-SCIENCE A (Applied Physics & Engineering), 2008, 9(10): 1411-1419.
[14] Yin-jun WANG, Cheng ZHUO, Jun-yong DENG, Jin-fang ZHOU, Kang-sheng CHEN. In-package P/G planes analysis and optimization based on transmission matrix method[J]. Journal of Zhejiang University-SCIENCE A (Applied Physics & Engineering), 2008, 9(6): 849-857.
[15] Dong-ming LV, Pei-yong ZHANG, Dan-dan ZHENG, Xiao-lang YAN, Bo ZHANG, Li QUAN. A semi-custom design methodology for design performance optimization[J]. Journal of Zhejiang University-SCIENCE A (Applied Physics & Engineering), 2008, 9(4): 510-516.