Please wait a minute...
FITEE
Front. Inform. Technol. Electron. Eng.  2016, Vol. 17 Issue (9): 962-972    DOI: 10.1631/FITEE.1500293
    
采用内嵌时钟控制技术的低功耗双边沿隐形脉冲触发器
Liang Geng , Ji-Zhong Shen , Cong-Yuan Xu
College of Information Science & Electronic Engineering, Zhejiang University, Hangzhou 310027, China
Power-efficient dual-edge implicit pulse-triggered flip-flop with an embedded clock-gating scheme
Liang Geng , Ji-Zhong Shen , Cong-Yuan Xu
College of Information Science & Electronic Engineering, Zhejiang University, Hangzhou 310027, China
 全文: PDF 
摘要： 概要：本文提出了一种新颖的采用内嵌时钟控制技术的双边沿隐形脉冲触发器（dual-edge implicit pulse-triggered flip-flop with an embedded clock-gating scheme, DIFF-CGS），其在脉冲产生模块中采用了基于时钟控制技术的传输门逻辑。该技术在输入信号不变时关闭反相器链，抑制延迟的时钟信号和锁存器中的冗余跳变，从而降低触发器的功耗。基于SMIC 65 nm工艺的后端仿真结果显示，与相关文献中的同类脉冲型触发器相比，在输入信号开关转换率为10%时，本文提出的DIFF-CGS减少了41.39%–56.21%的功耗。此外，在隐形脉冲发生模块和静态锁存器中节点的全摆幅跳变特性提高了电路的鲁棒性。所以，DIFF-CGS适用于信号转换频率较低的低功耗超大规模集成电路（very-large-scale integration, VLSI）中。
关键词： 低功耗;  触发器;  隐性;  时钟控制技术;  双边沿    
Abstract: A novel dual-edge implicit pulse-triggered flip-flop with an embedded clock-gating scheme (DIFF-CGS) is proposed, which employs a transmission-gate-logic (TGL) based clock-gating scheme in the pulse generation stage. This scheme conditionally disables the inverter chain when the input data are kept unchanged, so redundant transitions of delayed clock signals and internal nodes of the latch are all eliminated, leading to low power efficiency. Based on SMIC 65 nm technology, extensive post-layout simulation results show that the proposed DIFF-CGS gains an improvement of 41.39% to 56.21% in terms of power consumption, compared with its counterparts at 10% data-switching activity. Also, full-swing operations in both implicit pulse generation and the static latch improve the robustness of the design. Thus, DIFF-CGS is suitable for low-power applications in very-large-scale integration (VLSI) designs with low data-switching activities.
Key words: Low power    Flip-flop    Implicit    Clock-gating scheme    Dual-edge
收稿日期: 2015-09-08 出版日期: 2016-08-31
CLC:  TN432  
服务　　
把本文推荐给朋友
加入引用管理器
E-mail Alert
RSS
作者相关文章　　
Liang Geng
Ji-Zhong Shen
Cong-Yuan Xu

引用本文:

Liang Geng, Ji-Zhong Shen, Cong-Yuan Xu . Power-efficient dual-edge implicit pulse-triggered flip-flop with an embedded clock-gating scheme. Front. Inform. Technol. Electron. Eng., 2016, 17(9): 962-972.

链接本文:

http://www.zjujournals.com/xueshu/fitee/CN/10.1631/FITEE.1500293    或    http://www.zjujournals.com/xueshu/fitee/CN/Y2016/V17/I9/962

[1] Bin Ju, Yun-tao Qian, Min-chao Ye. 基于兴趣转移模型的协同过滤算法[J]. Front. Inform. Technol. Electron. Eng., 2016, 17(6): 489-500.
[2] Najam Muhammad Amin, Zhi-gong Wang, Zhi-qun Li. 基于65 nm CMOS工艺且应用于60 GHz接收机的折叠下变频混频器[J]. Front. Inform. Technol. Electron. Eng., 2014, 15(12): 1190-1199.