Please wait a minute...
Front. Inform. Technol. Electron. Eng.  2012, Vol. 13 Issue (7): 544-551    DOI: 10.1631/jzus.C1100315
    
A high performance simulation methodology for multilevel grid-connected inverters
Lu-jun Wang, Tao Yang, Da-min Zhang, Zheng-yu Lu
State Key Laboratory of Power Electronics, Zhejiang University, Hangzhou 310027, China
A high performance simulation methodology for multilevel grid-connected inverters
Lu-jun Wang, Tao Yang, Da-min Zhang, Zheng-yu Lu
State Key Laboratory of Power Electronics, Zhejiang University, Hangzhou 310027, China
 全文: PDF 
摘要: To design a high reliability multilevel grid-connected inverter, a high performance simulation methodology based on Saber is proposed. The simulation methodology with optimized simulation speed can simulate the factors that have significant impacts on the stability and performance of the control system, such as digital delay, dead band, and the quantization error. The control algorithm in the simulation methodology is implemented using the C language, which facilitates the future porting to an actual system since most actual digital controllers are programmed in the C language. The modeling of the control system is focused mainly on diode-clamped three-level grid-connected inverters, and simulations for other topologies can be easily built based on this simulation. An example of designing a proportional-resonant (PR) controller with the aid of the simulation is introduced. The integer scaling effect in fixed-point digital signal processors (DSPs) on the control system is demonstrated and the performance of the controller is validated through experiments.
关键词: Multilevel grid-connected inverterSimulation methodologyProportional-resonant (PR) controller    
Abstract: To design a high reliability multilevel grid-connected inverter, a high performance simulation methodology based on Saber is proposed. The simulation methodology with optimized simulation speed can simulate the factors that have significant impacts on the stability and performance of the control system, such as digital delay, dead band, and the quantization error. The control algorithm in the simulation methodology is implemented using the C language, which facilitates the future porting to an actual system since most actual digital controllers are programmed in the C language. The modeling of the control system is focused mainly on diode-clamped three-level grid-connected inverters, and simulations for other topologies can be easily built based on this simulation. An example of designing a proportional-resonant (PR) controller with the aid of the simulation is introduced. The integer scaling effect in fixed-point digital signal processors (DSPs) on the control system is demonstrated and the performance of the controller is validated through experiments.
Key words: Multilevel grid-connected inverter    Simulation methodology    Proportional-resonant (PR) controller
收稿日期: 2011-10-26 出版日期: 2012-07-06
CLC:  TM464  
服务  
把本文推荐给朋友
加入引用管理器
E-mail Alert
RSS
作者相关文章  
Lu-jun Wang
Tao Yang
Da-min Zhang
Zheng-yu Lu

引用本文:

Lu-jun Wang, Tao Yang, Da-min Zhang, Zheng-yu Lu. A high performance simulation methodology for multilevel grid-connected inverters. Front. Inform. Technol. Electron. Eng., 2012, 13(7): 544-551.

链接本文:

http://www.zjujournals.com/xueshu/fitee/CN/10.1631/jzus.C1100315        http://www.zjujournals.com/xueshu/fitee/CN/Y2012/V13/I7/544

[1] Ming-zhi Gao, Min Chen, Cheng Jin, Josep M. Guerrero, Zhao-ming Qian. Analysis, design, and experimental evaluation of power calculation in digital droop-controlled parallel microgrid inverters[J]. Front. Inform. Technol. Electron. Eng., 2013, 14(1): 50-64.
[2] Arash Khoshkbar Sadigh, Gevorg B. Gharehpetian, Seyed Hossein Hosseini. New method for estimating flying capacitor voltages in stacked multicell and flying capacitor multicell converters[J]. Front. Inform. Technol. Electron. Eng., 2010, 11(8): 654-662.
[3] Jian-yu Bao, Wei-bing Bao, Zhong-chao Zhang. Generalized multilevel current source inverter topology with self-balancing current[J]. Front. Inform. Technol. Electron. Eng., 2010, 11(7): 555-561.