LZW compression,Cell-based libraries,Instruction level parallelism (ILP),VLIW processors," /> A power-aware code-compression design for RISC/VLIW architecture" /> A power-aware code-compression design for RISC/VLIW architecture" /> LZW compression,Cell-based libraries,Instruction level parallelism (ILP),VLIW processors,"/> <span style="font-size:13.3333px;">A power-aware code-compression design for RISC/VLIW architecture</span>
Please wait a minute...
FITEE
Front. Inform. Technol. Electron. Eng.  2011, Vol. 12 Issue (8): 629-637    DOI: 10.1631/jzus.C1000321
    
A power-aware code-compression design for RISC/VLIW architecture
Che-Wei Lin, Chang Hong Lin*, Wei Jhih Wang
Department of Electronic Engineering, National Taiwan University of Science and Technology, Taiwan 106, Taipei
A power-aware code-compression design for RISC/VLIW architecture
Che-Wei Lin, Chang Hong Lin*, Wei Jhih Wang
Department of Electronic Engineering, National Taiwan University of Science and Technology, Taiwan 106, Taipei
 全文: PDF(432 KB)  
摘要： We studied the architecture of embedded computing systems from the viewpoint of power consumption in memory systems and used a selective-code-compression (SCC) approach to realize our design. Based on the LZW (Lempel-Ziv-Welch) compression algorithm, we propose a novel cost effective compression and decompression method. The goal of our study was to develop a new SCC approach with an extended decision policy based on the prediction of power consumption. Our decompression method had to be easily implemented in hardware and to collaborate with the embedded processor. The hardware implementation of our decompression engine uses the TSMC 0.18 μm-2p6m model and its cell-based libraries. To calculate power consumption more accurately, we used a static analysis method to estimate the power overhead of the decompression engine. We also used variable sized branch blocks and considered several features of very long instruction word (VLIW) processors for our compression, including the instruction level parallelism (ILP) technique and the scheduling of instructions. Our code-compression methods are not limited to VLIW machines, and can be applied to other kinds of reduced instruction set computer (RISC) architecture.
关键词： LZW compression')" href="#">LZW compression;  Cell-based libraries;  Instruction level parallelism (ILP);  VLIW processors    
Abstract: We studied the architecture of embedded computing systems from the viewpoint of power consumption in memory systems and used a selective-code-compression (SCC) approach to realize our design. Based on the LZW (Lempel-Ziv-Welch) compression algorithm, we propose a novel cost effective compression and decompression method. The goal of our study was to develop a new SCC approach with an extended decision policy based on the prediction of power consumption. Our decompression method had to be easily implemented in hardware and to collaborate with the embedded processor. The hardware implementation of our decompression engine uses the TSMC 0.18 μm-2p6m model and its cell-based libraries. To calculate power consumption more accurately, we used a static analysis method to estimate the power overhead of the decompression engine. We also used variable sized branch blocks and considered several features of very long instruction word (VLIW) processors for our compression, including the instruction level parallelism (ILP) technique and the scheduling of instructions. Our code-compression methods are not limited to VLIW machines, and can be applied to other kinds of reduced instruction set computer (RISC) architecture.
Key words: LZW compression    Cell-based libraries    Instruction level parallelism (ILP)    VLIW processors
收稿日期: 2010-09-16 出版日期: 2011-08-03
CLC:  TP302  
服务　　
把本文推荐给朋友 A power-aware code-compression design for RISC/VLIW architecture”的文章，特向您推荐。请打开下面的网址：http://www.zjujournals.com/xueshu/fitee/CN/abstract/abstract15072.shtml" name="neirong"> A power-aware code-compression design for RISC/VLIW architecture">
加入引用管理器
E-mail Alert
RSS
作者相关文章　　
Che-Wei Lin
Chang Hong Lin
Wei Jhih Wang

引用本文:

Che-Wei Lin, Chang Hong Lin, Wei Jhih Wang. A power-aware code-compression design for RISC/VLIW architecture. Front. Inform. Technol. Electron. Eng., 2011, 12(8): 629-637.

链接本文:

http://www.zjujournals.com/xueshu/fitee/CN/10.1631/jzus.C1000321    或    http://www.zjujournals.com/xueshu/fitee/CN/Y2011/V12/I8/629

[1] Zhi-xiang Chen, Zhao-lin Li, Shan Cao, Fang Wang, Jie Zhou. 同构多核处理器中考虑制造差异的调度优化[J]. Front. Inform. Technol. Electron. Eng., 2015, 16(12): 1018-1033.
[2] Pawe? Czarnul. 具有动态变化服务可用性的工作流应用程序调度算法比较[J]. Front. Inform. Technol. Electron. Eng., 2014, 15(6): 401-422.
[3] Hong-ze Leng, Jun-qiang Song, Fu-kang Yin, Xiao-qun Cao. Notes and correspondence on ensemble-based three-dimensional variational filters[J]. Front. Inform. Technol. Electron. Eng., 2013, 14(8): 634-641.
[4] Dan Wu, Xue-cheng Zou, Kui Dai, Jin-li Rao, Pan Chen, Zhao-xia Zheng. Implementation and evaluation of parallel FFT on Engineering and Scientific Computation Accelerator (ESCA) architecture[J]. Front. Inform. Technol. Electron. Eng., 2011, 12(12): 976-989.
[5] Ai-lian Cheng, Yun Pan, Xiao-lang Yan, Ruo-hong Huan. A general communication performance evaluation model based on routing path decomposition[J]. Front. Inform. Technol. Electron. Eng., 2011, 12(7): 561-573.