Please wait a minute...
FITEE
Front. Inform. Technol. Electron. Eng.  2011, Vol. 12 Issue (6): 486-498    DOI: 10.1631/jzus.C1000239
    
A 20 μW 95 dB dynamic range 4th-order Delta-Sigma modulator with novel power efficient operational transconductance amplifier and resonator
Jian Xu, Xiao-bo Wu*, Meng-lian Zhao, Jun-yi Shen
Institute of VLSI Design, Zhejiang University, Hangzhou 310027, China
A 20 μW 95 dB dynamic range 4th-order Delta-Sigma modulator with novel power efficient operational transconductance amplifier and resonator
Jian Xu, Xiao-bo Wu*, Meng-lian Zhao, Jun-yi Shen
Institute of VLSI Design, Zhejiang University, Hangzhou 310027, China
 全文: PDF(893 KB)  
摘要： A low power high performance Delta-Sigma modulator for portable measurement applications is presented. To reduce power consumption while maintaining high performance, a fully feedforward architecture with a comprehensive system-level design is implemented. As a key building block, a novel power efficient current mirror operational transconductance amplifier (OTA) with a fast-settling less-error switched-capacitor common-mode feedback (SC CMFB) circuit is introduced, and the effects of both gain nonlinearity and 1/f noise of OTA are discussed. A new method to determine the voltage gain of an OTA is also proposed. The bottom terminal parasitic effect of poly-insulator-poly (PIP) capacitors is considered. About an extra 20% of capacitance is added to the total capacitance load. A power and area efficient resonator is adopted to realize a coefficient of 1/90 for 50% power and 75% area reduction compared with conventional designs. The chip is implemented in a low cost 0.35 μm complementary metal oxide semiconductor (CMOS) process. The total power consumption is 20 μW with a 1.5 V supply, and the measured dynamic range (DR) is 95 dB over a 1 kHz bandwidth. Experimental results show that a high figure-of-merit (FOM) is achieved for the designed modulator in comparison with those from the literature.
关键词： Low power;  High performance;  Power efficient OTA and resonator;  Delta-Sigma modulator    
Abstract: A low power high performance Delta-Sigma modulator for portable measurement applications is presented. To reduce power consumption while maintaining high performance, a fully feedforward architecture with a comprehensive system-level design is implemented. As a key building block, a novel power efficient current mirror operational transconductance amplifier (OTA) with a fast-settling less-error switched-capacitor common-mode feedback (SC CMFB) circuit is introduced, and the effects of both gain nonlinearity and 1/f noise of OTA are discussed. A new method to determine the voltage gain of an OTA is also proposed. The bottom terminal parasitic effect of poly-insulator-poly (PIP) capacitors is considered. About an extra 20% of capacitance is added to the total capacitance load. A power and area efficient resonator is adopted to realize a coefficient of 1/90 for 50% power and 75% area reduction compared with conventional designs. The chip is implemented in a low cost 0.35 μm complementary metal oxide semiconductor (CMOS) process. The total power consumption is 20 μW with a 1.5 V supply, and the measured dynamic range (DR) is 95 dB over a 1 kHz bandwidth. Experimental results show that a high figure-of-merit (FOM) is achieved for the designed modulator in comparison with those from the literature.
Key words: Low power    High performance    Power efficient OTA and resonator    Delta-Sigma modulator
收稿日期: 2010-07-05 出版日期: 2011-06-07
CLC:  TN4  
服务　　
把本文推荐给朋友
加入引用管理器
E-mail Alert
RSS
作者相关文章　　
Jian Xu
Xiao-bo Wu
Meng-lian Zhao
Jun-yi Shen

引用本文:

Jian Xu, Xiao-bo Wu, Meng-lian Zhao, Jun-yi Shen. A 20 μW 95 dB dynamic range 4th-order Delta-Sigma modulator with novel power efficient operational transconductance amplifier and resonator. Front. Inform. Technol. Electron. Eng., 2011, 12(6): 486-498.

链接本文:

http://www.zjujournals.com/xueshu/fitee/CN/10.1631/jzus.C1000239    或    http://www.zjujournals.com/xueshu/fitee/CN/Y2011/V12/I6/486

[1] Xin LIU, Yu-tong LU , Jie YU, Peng-fei WANG, Jie-ting WU, Ying LU. ONFS: a hierarchical hybrid file system based on memory, SSD, and HDD for high performance computers[J]. Front. Inform. Technol. Electron. Eng., 2017, 18(12): 1940-1971.
[2] Yi Wei, Ji-zhong Shen. Design of a novel low power 8-transistor 1-bit full adder cell[J]. Front. Inform. Technol. Electron. Eng., 2011, 12(7): 604-607.