Please wait a minute...
浙江大学学报(理学版)  2021, Vol. 48 Issue (5): 565-572    DOI: 10.3785/j.issn.1008-9497.2021.05.007
电子科学     
基于和图的电流型CMOS三变量通用逻辑门设计
姚茂群, 周传鑫, 李聪辉
杭州师范大学 信息科学与技术学院,浙江 杭州 311121
Design of current-mode CMOS three-variable universal logic gates based on HE map
YAO Maoqun, ZHOU Chuanxin, LI Conghui
School of Information Science and Technology, Hangzhou Normal University, Hangzhou 311121, China
 全文: PDF(1021 KB)   HTML  
摘要: 电流型电路具有高速、低功耗、带宽、设计方便、直观、易于实现多值逻辑电路等优点。阈算术代数系统的提出为电流型电路的设计提供了更符合电流信号运算特点的系统方法,而和图是将逻辑函数转化为阈算术函数的图形表示方法。本文在谱技术的基础上,提出了一种新的和图与谱系数图的转换方法,设计了一种基于和图的电流型CMOS三变量通用逻辑门,即三变量特征阈值逻辑门,可实现任意的三变量阈值函数。
关键词: 三变量特征阈值逻辑门谱技术和图三变量通用逻辑门    
Abstract: Current-mode circuit has the advantages of high speed, low power consumption, wide bandwidth and easiness of realizing multi-value logic circuit. The design of the threshold-arithmetic algebraic system provides a systematic method for the design of current-mode circuit which accords with the operation characteristics of the current signal. HE map is a graphical representation of which transforms the logic function to the threshold arithmetic function, it is convenient and intuitive to use the map in the process of designing the current circuit. In this paper, based on the spectral technology, we present a new method to transform the HE map and spectral coefficient graph to design a three-variable universal logic gates: three-variable feature threshold logic gates about current-mode CMOS which realizes arbitrary three-variable threshold function.
Key words: HE map    three-variable universal logic gates    three-variable feature threshold logic gates    spectral technology
收稿日期: 2018-01-16 出版日期: 2021-09-15
CLC:  TN 433  
基金资助: 国家自然科学基金资助项目(61771179).
作者简介: 姚茂群(1967—),ORCID:https://orcid.org/0000-0001-6484-4972,女,博士,教授,主要从事低功耗数字集成电路设计、智能控制、神经网络和模糊逻辑、物联网及应用研究,E-mail:yaomaoqun@163.co;
服务  
把本文推荐给朋友
加入引用管理器
E-mail Alert
RSS
作者相关文章  
姚茂群
周传鑫
李聪辉

引用本文:

姚茂群, 周传鑫, 李聪辉. 基于和图的电流型CMOS三变量通用逻辑门设计[J]. 浙江大学学报(理学版), 2021, 48(5): 565-572.

YAO Maoqun, ZHOU Chuanxin, LI Conghui. Design of current-mode CMOS three-variable universal logic gates based on HE map. Journal of Zhejiang University (Science Edition), 2021, 48(5): 565-572.

链接本文:

https://www.zjujournals.com/sci/CN/10.3785/j.issn.1008-9497.2021.05.007        https://www.zjujournals.com/sci/CN/Y2021/V48/I5/565

1 PANDEY N,GUPTA K,BHATIA G,et al. MOS current mode logic exclusive-OR gate using multi-threshold triple-tail cells[J]. Microelectronics Journal,2016,57(C):13-20. doi:10.1016/j.mejo.2016.08.016
2 GHOSH A,JAIN A,SINGH N B,et al. Single electron threshold logic based Feynman gate implementation[C]// International Conference on Research in Computational Intelligence & Communication Networks. Kolkata:IEEE,2017:266-268.
3 MAAN A K,JAYADEVI D A,JAMES A P. Supplementary material:A survey of memristive threshold logic circuits[J]. IEEE Transactions on Neural Networks & Learning Systems,2017,28(8):1734-1746. DOI:10.1109/TNNLS.2016.2547842
4 FAN D. Ultra-low energy reconfigurable spintronic threshold logic gate[C]// Proceedings of the 26th Edition on Great Lakes Symposium on VLSI. Boston:IEEE,2016:385-388. DOI:10.1145/2902961. 290 2994
5 DARA C B,HANIOTAKIS T,TRAGOUDAS S. Delay analysis for current mode threshold logic gate designs[J]. IEEE Transactions on Very Large Scale Integration Systems,2017(99):1-9. doi:10.1109/tvlsi.2016.2608953
6 MAAN A K,JAMES A P. Voltage controlled memristor threshold logic gates[C]// 2016 IEEE Asia Pacific Conference on Circuits and Systems. Jeju:IEEE,2016,376-379. DOI:10.1109/APCCAS. 2016.7803980
7 潘张鑫,马汝星,陈偕雄. 三变量通用阈值逻辑门的设计[J]. 浙江大学学报(理学版),2005,32(1):42-44. DOI:10.3785/j.issn.1008-9497.2005.01.011 PAN Z X,MA R X,CHEN X X. Design of three-variable universal-threshold-logic gates[J]. Journal of Zhejiang University (Science Edition),2005,32(1):42-44. DOI:10.3785/j.issn.1008-9497.2005. 01.011
8 WU X,DENG X,YING S. Design of ternary current-mode CMOS circuits based on switch-signal theory[J]. Journal of Electronics,1993,10(3):193-202. DOI:10.1007/bf02684547
9 TEMEL T,MORGUL A. Implementation of multi-valued logic gates using full current-mode CMOS circuits[J]. Analog Integrated Circuits & Signal Processing,2004,39(2):191-204. DOI:10.1023/b:alog.0000024066.66847.89
10 张官志,姚茂群,施锦河. 和图及其在I2L电路设计中的应用[J]. 电路与系统学报,2011,16(6):94-98. doi:10.3969/j.issn.1007-0249.2011.06.017 ZHANG G Z,YAO M Q,SHI J H. HE map and its application in the design of I2L circuits[J]. Journal of Circuits and Systems,2011,16(6):94-98. doi:10.3969/j.issn.1007-0249.2011.06.017
11 姚茂群,张官志,施锦河. 阈算术代数系统及多值电流 型CMOS电路设计[J]. 电子与信息学报,2012,34(7): 1773-1778. DOI:10.3724/SP.J.1146.2011. 01185 YAO M Q,ZHANG G Z,SHI J H. Threshold-arithmetic algebraic system and design of multiple-valued CMOS circuits[J]. Journal of Electronics & Information Technology,2012,34(7):1773-1778. DOI:10.3724/SP.J.1146.2011.01185
12 陈偕雄,沈继忠. 近代数字理论[M].杭州:浙江大学出版社,2001. DOI:10.1515/9783110506129 CHEN X X,SHEN J Z. Modern Digital Theory[M]. Hangzhou:Zhejiang University Press,2001. DOI:10.1515/9783110506129
13 姚茂群,沈继忠. 基于谱技术的电流型CMOS电路设计[J]. 杭州电子工业学院学报,2000(6):73-77. YAO M Q,SHEN J Z. Design of current-mode cmos circuits based on spectral techniques[J]. Journal of Hangzhou Institute of Electronic Engineering,2000(6): 73-77.
14 LU S L,ERCEGOVAC M. A novel CMOS implementation of double-edge-triggered flip-flops[J]. IEEE Journal of Solid-State Circuits,1990,25(4):1008-1010. DOI:10.1109/4.58294
[1] 姚茂群, 冯杰, 王竹萍. 基于RTD的三变量特征阈值逻辑门及通用阈值逻辑门设计[J]. 浙江大学学报(理学版), 2020, 47(1): 86-94.
[2] 陈偕雄,吴训威. 关于扩展PLA逻辑综合能力的若干技术[J]. 浙江大学学报(理学版), 1985, 12(2): 205-215.