多芯片小数分频锁相环输出信号相位同步设计 |
徐砚天,黄晓敏,李浩明,王志宇,郁发新 |
Design of multi chip fractional frequency phase locked loop output signal phase synchronization |
Yan-tian XU,Xiao-min HUANG,Hao-ming LI,Zhi-yu WANG,Fa-xin YU |
图 7 鉴相器计算相位差结果 |
Fig.7 Phase difference calculated by phase detector |
![]() |