Please wait a minute...
浙江大学学报(工学版)
自动化技术、通信工程     
基于遗传算法的覆盖率驱动测试产生器
王树朋1,黄凯1,严晓浪2
1.浙江大学 信息与电子工程学系,浙江 杭州 310027; 2. 浙江大学 超大规模集成电路研究所,浙江 杭州 310027
Coverage directed test generation based on genetic algorithm
WANG Shu peng1, HUANG Kai1, YAN Xiao lang2
1. Department of Information Science and Electronic Engineering, Zhejiang University, Hangzhou 310027, China;2. Institute of VLSI Design, Zhejiang University, Hangzhou 310027, China
 全文: PDF(1015 KB)   HTML
摘要:

为了更好地建立覆盖率和测试产生器之间的联系,产生高质量的测试,提出基于遗传算法的覆盖率驱动测试产生器.该测试产生器利用一种简单、准确的测试编码方法对测试进行编码,并利用基于功能覆盖率的适应度函数评估测试的优劣.通过遗传算法(GA)建立覆盖率与测试产生器之间的联系,分析覆盖率和测试之间的关系,根据分析结果改变测试产生器的约束和限制,驱动测试产生器生成新一代的测试,新一代的测试可以覆盖到上一代的测试无法覆盖的功能点.实验结果表明:在2个高性能的32位多核处理器的验证环境中,该测试产生器可以明显减少仿真时间,提高验证效率.

Abstract:

Coverage directed test generation based on genetic algorithm (GA)was proposed to close the loop between coverage analysis and test generation and produce the tests of good quality. A simple and accurate test encoding method was proposed.  A fitness function based on functional coverage was used to evaluate the quality of tests. GA was used to close the loop between coverage analysis and test generation. The coverage results were evaluated and the constraints for test generation were modified to direct the test generation to produce the new tests, which can cover the functions that the old tests cant cover. The experiments were conducted based on the simulation environment for verifying two high performance 32 bit multi core processors. Results show that the proposed method can significantly reduce simulation time and improve verification efficiency.

出版日期: 2016-09-18
:  TN 47  
基金资助:

国家自然科学基金资助项目(61100074),核高基国家科技重大专项资助项目(2012ZX01039 004);中央高校基础研究基金资助项目(2013QNA5008).

通讯作者: 黄凯, 男, 副教授.ORCID: 0000 0002 5034 7171.     E-mail: huangk@vlsi.zju.edu.cn
作者简介: 王树朋(1990-), 男, 博士生, 从事多核处理器验证研究.ORCID: 0000 0003 2322 2856. E-mail: wangsp@vlsi.zju.edu.cn
服务  
把本文推荐给朋友
加入引用管理器
E-mail Alert
RSS
作者相关文章  

引用本文:

王树朋,黄凯,严晓浪. 基于遗传算法的覆盖率驱动测试产生器[J]. 浙江大学学报(工学版), 10.3785/j.issn.1008-973X.2016.03.024.

WANG Shu peng, HUANG Kai, YAN Xiao lang. Coverage directed test generation based on genetic algorithm. JOURNAL OF ZHEJIANG UNIVERSITY (ENGINEERING SCIENCE), 10.3785/j.issn.1008-973X.2016.03.024.

链接本文:

http://www.zjujournals.com/eng/CN/10.3785/j.issn.1008-973X.2016.03.024        http://www.zjujournals.com/eng/CN/Y2016/V50/I3/580

[1] WANG S, HUANG K, XIE T, et al. Hybrid model: an efficient symmetric multiprocessor reference model [J]. Journal of Electrical and Computer Engineering, 2015,2015:23.
[2] FINE S, ZIV A. Coverage directed test generation for functional verification using Bayesian networks [C] ∥Proceeding of the 40th Annual Design Automation Conference. New York: IEEE, 2003: 286-291.
[3] BRAUN M, FINE S, ZIV A. Enhancing the efficiency of Bayesian network based coverage directed test generation [C] ∥ Proceeding of IEEE International Workshop on High Level Design Validation and Test. New York: IEEE, 2004: 75-80.
[4] FINE S, FREUND A, JAEGER I, et al. Harnessing machine learning to improve the success rate of stimuli generation [J]. IEEE Transaction on Computers, 2006, 55(11): 1344-1355.
[5] BARAS D, FINE S, FOURNIER L, et al. Automatic boosting of cross product coverage using Bayesian networks [J]. International Journal on Software Tools for Technology Transfer, 2011, 13(3): 247-261.
[6] WAGBER I, BERTACCO V, AUSTIN T. StressTest: an automatic approach to test generation via activity monitors [C]∥ Proceeding of the 42nd annual Design Automation Conference. New York: ACM, 2005: 783788.
[7] WAGBER I, BERTACCO V, AUSTIN T. Microprocessor verification via feedback adjusted Markov models [J]. IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, 2007, 26(6): 1126-1138.
[8] EDER K, FLACH P, HSUEH H W. Towards automating simulation based design verification using ILP [C]∥ Proceeding of the 16th International Conference, ILP 2006. Berlin: Springer Press, 2007: 154-168.
[9] IOANNIDES C, EDER K I. Coverage directed test generation automated by machine learning a review [J]. ACM Transactions on Design Automation of Electronic Systems (TODAES), 2012, 17(1): 1-23.
[10]  马永杰, 云文霞. 遗传算法研究进展[J]. 计算机应用研究, 2012, 29(4): 1201-1210.
MA Yong jie, YUN Wen xia. Research progress of genetic algorithm [J]. Application Research of Computers, 2012, 29(4): 1201-1210.
[11] ARABALI A, GHOFRANI M, ETEZADI AMOLI M, et al. Genetic algorithm based optimization approach for energy management [J]. IEEE Transactions on Power Delivery, 2012, 28(1): 162-170.
[12] CHA Y J, AGRAWAL A K. Decentralized output feedback polynomial control of seismically excited structures using genetic algorithm [J]. Structural Control and Health Monitoring, 2013, 20(3): 241-258.
[13]  方水良, 姚嫣菲, 赵诗奎. 柔性车间调度的改进遗传算法[J]. 浙江大学学报: 工学版, 2012, 46(4): 629-635.
FANG Shui liang, YAO Yan fei, ZHAO Shi kui. Improved genetic algorithm for flexible job shop scheduling [J]. Journal of Zhejiang University: Engineering Science, 2012, 46(4): 629-635.
[14] 寿涌毅, 彭晓峰, 李菲, 等. 抢占式资源受限项目调度问题的遗传算法[J]. 浙江大学学报: 工学版, 2014, 48(8): 1473-1480.
SHOU Yong yi, PENG Xiao feng, LI Fei, et al. Genetic algorithm for the preemptive resource constrained project scheduling problem [J]. Journal of Zhejiang University: Engineering Science, 2014, 48(8): 1473-1480.
[15]TONELLA P, SUSI A, PALMA F. Interactive requirements prioritization using a genetic algorithm [J]. Information and Software Technology, 2013, 55(1): 173-187.
[16] MA Y, CUI X. Solving the fuel transportation problem based on the improved genetic algorithm [C] ∥ Proceeding of the 10th International Conference on Natural Computation (ICNC). New York: IEEE, 2014: 584-588.
[17] TORRES J, GUARDADO J L, RIVAS DAVALOS F, et al. A genetic algorithm based on the edge window decoder technique to optimize power distribution systems reconfiguration [J]. Electrical Power and Energy Systems, 2013, 45(1): 28-34.
[18] SMITH J E, BARTLEY M, FOGARTY T C. Microprocessor design verification by two phase evolution of variable length tests [C] ∥Proceeding of IEEE International Conference on Evolutionary Computation. New York: IEEE, 1997: 453-458.
[19] BOSE M, SHIN J, RUDNICK E M, et al. A genetic approach to automatic bias generation for biased random instruction generation [C] ∥ Proceeding of the 2001 Congress on Evolutionary Computation. New York: IEEE, 2001: 442-448.
[20]YU X, FIN A, FUMMI F, et al. A genetic testing framework for digital integrated circuits [C] ∥ Proceeding of the 14th IEEE International Conference on Tools with Artificial Intelligence. New York: IEEE, 2002: 521-526.
[21] SAMARAH A, HABIBI A, TAHAR S, et al. Automated coverage directed test generation using a cell based genetic algorithm [C] ∥ Proceeding of the 11th Annual IEEE International High Level Design Validation and Test Workshop. New York: IEEE, 2006: 19-26.
[22] HABIBI A, TAHAR S, SAMARAH A, et al. Efficient assertion based verification using TLM [C] ∥ Proceeding of Design, Automation and Test in Europe. New York: IEEE, 2006: 16.
[23] SHEN H, WEI W, CHEN Y, et al. Coverage directed test generation: godson experience [C] ∥ Proceeding of the 17th Asian Test Symposium. New York: IEEE, 2008: 321-326.
[24]SUBEDHA V, SRIDHAR S. An efficient coverage driven functional verification system based on genetic algorithm [J]. European Journal of Scientific Research, 2012, 81(4): 321-326.
[25] WANG J, LIU Z, WANG S, et al. Coverage directed stimulus generation using a genetic algorithm [C] ∥ Proceeding of the 2013 International SoC Design Conference (ISOCC). New York: IEEE, 2013: 17-19.

[1] 陈超, 罗小华, 陈淑群, 俞国军. 基于现场可编程门阵列的高斯滤波算法优化实现[J]. 浙江大学学报(工学版), 2017, 51(5): 969-975.
[2] 蓝帆, 潘赟, 严晓浪, 宦若虹, CHENG Kwang ting. 片上网络良率评估的GPU加速[J]. 浙江大学学报(工学版), 2017, 51(1): 160-167.
[3] 夏凯锋,周小平,吴斌. 任意2k点存储器结构傅里叶处理器[J]. 浙江大学学报(工学版), 2016, 50(11): 2239-2244.
[4] 韩晓霞, 韩雁. 填充辅助多晶硅图形的参数成品率版图优化[J]. 浙江大学学报(工学版), 2015, 49(12): 2333-2339.
[5] 高史义, 罗小华, 卢宇峰, 刘富春, 张晨秋. 基于遗传算法的功能覆盖率收敛技术[J]. 浙江大学学报(工学版), 2015, 49(8): 1509-1515.
[6] 修思文, 李彦哲, 黄凯, 马德, 晏荣杰, 严晓浪. 面向MPSoC性能评估的高速缓存建模技术[J]. 浙江大学学报(工学版), 2015, 49(7): 1367-1375.
[7] 修思文, 黄凯, 余慜, 谢天艺, 葛海通, 严晓浪. 面向非写分配高速缓存的一致性协议及实现[J]. 浙江大学学报(工学版), 2015, 49(2): 351-359.
[8] 谭腾飞,马德,黄凯,马琪. 多层图像叠加处理的低功耗自适应流水线设计[J]. 浙江大学学报(工学版), 2015, 49(1): 27-35.
[9] 王钰博,黄凯,陈辰,冯炯,葛海通,严晓浪. 嵌入式Flash读取加速技术及实现[J]. 浙江大学学报(工学版), 2014, 48(9): 1570-1579.
[10] 修思文, 黄凯, 余慜, 谢天艺, 葛海通, 严晓浪. 面向非写分配高速缓存的一致性协议及实现[J]. 浙江大学学报(工学版), 2014, 48(9): 1-9.
[11] 黄凯杰, 黄凯, 马德, 王钰博, 冯炯, 葛海通, 严晓浪. 基于IP-XACT标准的SoC集成方法[J]. J4, 2013, 47(10): 1770-1776.
[12] 项晓燕,陈志坚,孟建熠,严晓浪. 基于邻行链接访问的低功耗指令高速缓存[J]. J4, 2013, 47(7): 1213-1217.
[13] 陈志坚,孟建熠,葛海通,严晓浪. 基于内存页面动态合并的旁路转换缓冲器设计[J]. J4, 2012, 46(1): 118-122.
[14] 张洋, 王秀敏, 陈豪威. 基于FPGA的低密度奇偶校验码编码器设计[J]. J4, 2011, 45(9): 1582-1586.
[15] 陈志坚,孟建熠,葛海通,严晓浪. 支持程序无缝切换的高性能硬件堆栈[J]. J4, 2011, 45(9): 1587-1592.