［1］ CHEN Tao, GIELEN G. The analysis and improvement of a current-steering DACs dynamic SFDR-I: the cell-dependent delay differences ［J］. IEEE Transactions on Circuit and Systems-I, 2006, 53(1):3-15．
［2］ BECHTHUM E, TANG Yong-jian, HEGT H, et al. Timing error measurement for highly linear wideband digital to analog converters ［C］∥ IEEE International Symposium on Circuit and Systems (ISCAS). Rio de Janeiro: IEEE, 2011: 2019-2022．
［3］ TANG Yong-jian, HEGT H, ROERNUND A. DDL-based calibration techniques for timing errors in current-steering DACs ［C］∥ IEEE International Symposium on Circuit and Systems (ISCAS). Island of Kos: IEEE, 2006: 101-104.
［4］ TANG Yong-jian, BRIAIRE J, DORIS K, et al. A 14 bit 200MS/s DAC with SFDR>78dBc, IM3<-83dBc and NSD<-163dBm/Hz across the whole nyquist band enabled by dynamic-mismatch mapping ［J］. IEEE Journal of Solid-State Circuit, 2011, 46(6): 1372-1381．
［5］ ABAS M A, RUSSEL G, KINNIMENT D J. Design of sub-10-picoseconds on-chip time measurement circuit ［C］∥ Design, Automation and Test in Europe Conference and Exhibition. Paris: IEEE, 2004: 804-809．
［6］ ABAS M A, BYSTROV A, KNNIMENT D J, et al. Time difference amplifier ［J］. Electronics Letters, 2002, 38(33): 1437-1438．
［7］ JANSSON J, MANTYNIEMI A, KOSTAMOVAARA J. A CMOS time-to-digital converter with better than 10ps single-shot precision ［J］. IEEE Journal of Solid-State Circuits, 2006, 41(6): 1286-1296.
［8］ DUDEK P, SZCZEPANSKI S, HATFIELD J. A high-resolution CMOS time-to-digital converter utilizing a vernier delay line ［J］. IEEE Journal of Solid-State Circuits, 2000, 35(2): 240-247．
［9］ TRAFF H. Novel approach to high speed CMOS current comparators ［J］. Electronics Letters, 1992, 28(3): 310-312.
［10］ LEE M, ABIDI A. A 9b 1.25ps Resolution coarse-Fine time-to-digital converter in 90nm CMOS that amplifies a time residue ［C］ ∥ 2007 Symposium on VLSI Circuits Digest of Technical Papers. Kyoto: IEEE, 2007: 168-169.