Please wait a minute...
浙江大学学报(工学版)
J4  2011, Vol. 45 Issue (8): 1502-1508    DOI: 10.3785/j.issn.1008-973X.2011.08.030
电信技术     
三值绝热计数器的开关级设计
汪鹏君1,2, 李昆鹏1, 梅凤娜1, 陈耀武2
1.宁波大学 电路与系统研究所,浙江 宁波 315211；2.浙江大学 数字技术及仪器研究所,浙江 杭州 310027
Design of ternary adiabatic counter on switch-level
WANG Peng-jun1,2, LI Kun-peng1, MEI Feng-na1, CHEN Yao-wu2
1. Institute of Circuits and Systems, Ningbo University, Ningbo 315211, China; 2. Institute of Advanced
Digital Technologies and Instrumentation, Zhejiang University, Hangzhou 310027, China
 全文: PDF  HTML
摘要：

为了降低多值逻辑电路的功耗,采用开关级设计技术设计一种新型三值绝热计数器.该方案以电路三要素理论为指导,并通过对多值计数器结构及工作原理的分析,分别推导出构成三值绝热计数器的三值绝热触发器、三值绝热正循环门、三值绝热进位电路的开关级函数表达式,利用具有不同阈值的NMOS管和交叉存贮型结构实现相应的电路.将所设计的计数器进行PSPICE模拟,结果表明,三值绝热计数器具有正确的逻辑功能及明显的低功耗特性.
Abstract:

A novel design of ternary adiabatic counter using switch-level design techniques was presented to reduce the power consumption of multi-valued logic circuits. First, by analyzing the working principles and structures of multi-valued counter, the switch-level functional expressions of ternary adiabatic counter which consists of flip-flop, loop operation circuit and carry circuit were derived under the guidance of Three Essential Circuit Elements theory. Then, the four bits ternary adiabatic counter can be realized further by using cross-memory structure and NMOS transistors with different thresholds. Finally, the proposed counter was simulated by PSPICE and the results show that it has correct logic function and distinctive low power dissipation.
出版日期: 2011-09-08
:  TN 79  
基金资助:

国家自然科学基金资助项目（60776022,61076032,60971061)；浙江省自然科学基金重点项目(Z1111219)；浙江省大学生科技创新团队资助项目.
作者简介: 汪鹏君(1966—)，男，教授，从事多值逻辑电路和低功耗集成电路理论及设计方面的研究工作.E-mail: wangpengjun@nbu.edu.cn
服务　　
把本文推荐给朋友
加入引用管理器
E-mail Alert
作者相关文章　　

引用本文:

汪鹏君, 李昆鹏, 梅凤娜, 陈耀武. 三值绝热计数器的开关级设计[J]. J4, 2011, 45(8): 1502-1508.

WANG Peng-jun, LI Kun-peng, MEI Feng-na, CHEN Yao-wu. Design of ternary adiabatic counter on switch-level. J4, 2011, 45(8): 1502-1508.

链接本文:

https://www.zjujournals.com/eng/CN/10.3785/j.issn.1008-973X.2011.08.030    或    https://www.zjujournals.com/eng/CN/Y2011/V45/I8/1502

［1］ 汪鹏君,郁军军,黄道.基于电路三要素理论的2-5混值/十值计数器研究［J］.电子与信息学报,2005,27(11): 1834-1838.
WANG Pengjun, YU Junjun, HUANG Dao. Research of mixedvalued/tenvalued counter based on three essential circuit elements ［J］. Journal of Electronics and information technology, 2005, 27(11): 1834-1838.
［2］ 姜恩华,姜文彬.三值逻辑函数RDSOP形式的代数理论和T门实现［J］.计算机学报,2007,30(7): 1132-1137.
JIANG Enhua, JIANG Wenbin. Algebra theory of RDSOP forms of ternary logic functions and its implementation with Tgates ［J］. Chinese Journal of Computers, 2007, 30(7): 1132-1137.
［3］ WU Gang, CAI Li, LI Qin. Ternary logic circuit design based on single electron transistors ［J］. Journal of Semiconductors, 2009, 30(2): 025011.1-5.
［4］ BEKIARIS D, PEKMESTZI K Z, PAPACHRISTOU C. A highspeed radix4 multiplexerbased array multiplier ［C］ ∥ Proceedings of the 18th ACM Great Lakes Symposium on VLSI. Orlando, Florida, USA: ACM, 2008: 115-118.
［5］ WANG Pengjun, LI Kunpeng, MEI Fengna. Design of a DTCTGAL circuit and its application ［J］. Journal of Semiconductors, 2009, 30(11):115006.1-6.
［6］ 汪金辉,宫娜,耿淑琴,等.45 nm低功耗、高性能Zipper CMOS多米诺全加器设计［J］.电子学报,2009, 37(2): 266-271.
WANG Jinhui, GONG Na, GENG Shuqin, et al. Low power and high performance zipper CMOS domino fulladder design in 45 nm technology ［J］. Acta Electronica Sinica, 2009, 37(2): 266-271.
［7］ KHAN M H A. A recursive method for synthesizing quantum/reversible quaternary parallel adder/subtractor with lookahead carry ［J］. Journal of Systems Architecture, 2008, 54(12): 1113-1121.
［8］ 陈书开.十值逻辑电路与十值数字模糊计算机［M］.北京：国防工业出版社,2002: 134-147.
［9］ 刘莹.双极型电路通用综合方法与电路三要素理论［J］.电子与信息学报,2002,24(4): 563-567.
LIU Ying. Universal synthesis of bipolar circuits and theory of three essential circuit elements ［J］. Journal of Electronics and Information Technology, 2002, 24(4): 563-567.
［10］ 杭国强,应时彦.新型电流型CMOS四值边沿触发器设计［J］.浙江大学学报:工学版,2009,43(11): 1970-1974.
HANG Guoqiang, YING Shiyan. Novel current mode CMOS quaternary edgetriggered flipflops ［J］. Journal of Zhejiang University: Engineering Science, 2009, 43(11): 1970-1974.
［11］ 吴训威.多值逻辑电路设计原理［M］.杭州：杭州大学出版社,1994: 1-383.
［12］ 叶锡恩,陶伟炯,王伦耀.基于门控时钟技术的低功耗三值D型触发器设计［J］.电路与系统学报,2006, 11(3): 106-109.
YE Xien, TAO Weijiong, WANG Lunyao. A lowpower ternary Dtype flipflop design based on clockgating technique ［J］. Journal of Circuits and Systems, 2006, 11(3): 106-109.
No related articles found!